Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(150)

Side by Side Diff: src/IceInstARM32.h

Issue 1429073005: Add MLA instruction to ARM integerated assembler. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Remove tabs. Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 //===- subzero/src/IceInstARM32.h - ARM32 machine instructions --*- C++ -*-===// 1 //===- subzero/src/IceInstARM32.h - ARM32 machine instructions --*- C++ -*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 656 matching lines...) Expand 10 before | Expand all | Expand 10 after
667 Variable *Src1, Variable *Src2, 667 Variable *Src1, Variable *Src2,
668 CondARM32::Cond Predicate) { 668 CondARM32::Cond Predicate) {
669 return new (Func->allocate<InstARM32FourAddrGPR>()) 669 return new (Func->allocate<InstARM32FourAddrGPR>())
670 InstARM32FourAddrGPR(Func, Dest, Src0, Src1, Src2, Predicate); 670 InstARM32FourAddrGPR(Func, Dest, Src0, Src1, Src2, Predicate);
671 } 671 }
672 void emit(const Cfg *Func) const override { 672 void emit(const Cfg *Func) const override {
673 if (!BuildDefs::dump()) 673 if (!BuildDefs::dump())
674 return; 674 return;
675 emitFourAddr(Opcode, this, Func); 675 emitFourAddr(Opcode, this, Func);
676 } 676 }
677 void emitIAS(const Cfg *Func) const override;
677 void dump(const Cfg *Func) const override { 678 void dump(const Cfg *Func) const override {
678 if (!BuildDefs::dump()) 679 if (!BuildDefs::dump())
679 return; 680 return;
680 Ostream &Str = Func->getContext()->getStrDump(); 681 Ostream &Str = Func->getContext()->getStrDump();
681 dumpDest(Func); 682 dumpDest(Func);
682 Str << " = "; 683 Str << " = ";
683 dumpOpcodePred(Str, Opcode, getDest()->getType()); 684 dumpOpcodePred(Str, Opcode, getDest()->getType());
684 Str << " "; 685 Str << " ";
685 dumpSources(Func); 686 dumpSources(Func);
686 } 687 }
(...skipping 546 matching lines...) Expand 10 before | Expand all | Expand 10 after
1233 // default implementations. Without this, there is the possibility of ODR 1234 // default implementations. Without this, there is the possibility of ODR
1234 // violations and link errors. 1235 // violations and link errors.
1235 1236
1236 template <> void InstARM32Ldr::emit(const Cfg *Func) const; 1237 template <> void InstARM32Ldr::emit(const Cfg *Func) const;
1237 template <> void InstARM32Movw::emit(const Cfg *Func) const; 1238 template <> void InstARM32Movw::emit(const Cfg *Func) const;
1238 template <> void InstARM32Movt::emit(const Cfg *Func) const; 1239 template <> void InstARM32Movt::emit(const Cfg *Func) const;
1239 1240
1240 } // end of namespace Ice 1241 } // end of namespace Ice
1241 1242
1242 #endif // SUBZERO_SRC_ICEINSTARM32_H 1243 #endif // SUBZERO_SRC_ICEINSTARM32_H
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698