src/IceRegistersARM32.h - Issue 1424863005: Handle MOV (immediate) and MOVT to load ARM global addresses.

Side by Side Diff

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Side by Side Diff: src/IceRegistersARM32.h

Issue 1424863005: Handle MOV (immediate) and MOVT to load ARM global addresses. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master

Patch Set: Fix movw and movt Created 5 years, 1 month ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

« src/IceAssemblerARM32.cpp ('K') | « src/IceInstARM32.cpp ('k') | src/IceTargetLoweringARM32.cpp » ('j') | no next file with comments »

OLD	NEW
1 //===- subzero/src/IceRegistersARM32.h - Register information ---- C++ --===//	1 //===- subzero/src/IceRegistersARM32.h - Register information ---- C++ --===//

2 //	2 //

3 // The Subzero Code Generator	3 // The Subzero Code Generator

4 //	4 //

5 // This file is distributed under the University of Illinois Open Source	5 // This file is distributed under the University of Illinois Open Source

6 // License. See LICENSE.TXT for details.	6 // License. See LICENSE.TXT for details.

7 //	7 //

8 //===----------------------------------------------------------------------===//	8 //===----------------------------------------------------------------------===//

9 ///	9 ///

10 /// \file	10 /// \file

(...skipping 96 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
107 assert(Reg_DREG_First <= RegNum);	107 assert(Reg_DREG_First <= RegNum);

108 assert(RegNum <= Reg_DREG_Last);	108 assert(RegNum <= Reg_DREG_Last);

109 return DRegister(RegNum - Reg_DREG_First);	109 return DRegister(RegNum - Reg_DREG_First);

110 }	110 }

111	111

112 static inline QRegister getEncodedQReg(int32_t RegNum) {	112 static inline QRegister getEncodedQReg(int32_t RegNum) {

113 assert(Reg_QREG_First <= RegNum);	113 assert(Reg_QREG_First <= RegNum);

114 assert(RegNum <= Reg_QREG_Last);	114 assert(RegNum <= Reg_QREG_Last);

115 return QRegister(RegNum - Reg_QREG_First);	115 return QRegister(RegNum - Reg_QREG_First);

116 }	116 }

	117

	118 static const char *RegNames[];

117 };	119 };

118	120

119 } // end of namespace Ice	121 } // end of namespace Ice

120	122

121 #endif // SUBZERO_SRC_ICEREGISTERSARM32_H	123 #endif // SUBZERO_SRC_ICEREGISTERSARM32_H

OLD	NEW