Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(755)

Side by Side Diff: src/mips64/assembler-mips64.h

Issue 1419753008: MIPS: [turbofan] Properly implement Float64/32 Min/Max instructions. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Remove redundant functions. Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/mips/assembler-mips.h ('k') | test/cctest/compiler/test-run-machops.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are 5 // modification, are permitted provided that the following conditions are
6 // met: 6 // met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 836 matching lines...) Expand 10 before | Expand all | Expand 10 after
847 void selnez(Register rs, Register rt, Register rd); 847 void selnez(Register rs, Register rt, Register rd);
848 void selnez(SecondaryField fmt, FPURegister fd, FPURegister fs, 848 void selnez(SecondaryField fmt, FPURegister fd, FPURegister fs,
849 FPURegister ft); 849 FPURegister ft);
850 void seleqz_d(FPURegister fd, FPURegister fs, FPURegister ft); 850 void seleqz_d(FPURegister fd, FPURegister fs, FPURegister ft);
851 void seleqz_s(FPURegister fd, FPURegister fs, FPURegister ft); 851 void seleqz_s(FPURegister fd, FPURegister fs, FPURegister ft);
852 void selnez_d(FPURegister fd, FPURegister fs, FPURegister ft); 852 void selnez_d(FPURegister fd, FPURegister fs, FPURegister ft);
853 void selnez_s(FPURegister fd, FPURegister fs, FPURegister ft); 853 void selnez_s(FPURegister fd, FPURegister fs, FPURegister ft);
854 854
855 void movz_s(FPURegister fd, FPURegister fs, Register rt); 855 void movz_s(FPURegister fd, FPURegister fs, Register rt);
856 void movz_d(FPURegister fd, FPURegister fs, Register rt); 856 void movz_d(FPURegister fd, FPURegister fs, Register rt);
857 void movt_s(FPURegister fd, FPURegister fs, uint16_t cc); 857 void movt_s(FPURegister fd, FPURegister fs, uint16_t cc = 0);
858 void movt_d(FPURegister fd, FPURegister fs, uint16_t cc); 858 void movt_d(FPURegister fd, FPURegister fs, uint16_t cc = 0);
859 void movf_s(FPURegister fd, FPURegister fs, uint16_t cc); 859 void movf_s(FPURegister fd, FPURegister fs, uint16_t cc = 0);
860 void movf_d(FPURegister fd, FPURegister fs, uint16_t cc); 860 void movf_d(FPURegister fd, FPURegister fs, uint16_t cc = 0);
861 void movn_s(FPURegister fd, FPURegister fs, Register rt); 861 void movn_s(FPURegister fd, FPURegister fs, Register rt);
862 void movn_d(FPURegister fd, FPURegister fs, Register rt); 862 void movn_d(FPURegister fd, FPURegister fs, Register rt);
863 // Bit twiddling. 863 // Bit twiddling.
864 void clz(Register rd, Register rs); 864 void clz(Register rd, Register rs);
865 void ins_(Register rt, Register rs, uint16_t pos, uint16_t size); 865 void ins_(Register rt, Register rs, uint16_t pos, uint16_t size);
866 void ext_(Register rt, Register rs, uint16_t pos, uint16_t size); 866 void ext_(Register rt, Register rs, uint16_t pos, uint16_t size);
867 void dext_(Register rt, Register rs, uint16_t pos, uint16_t size); 867 void dext_(Register rt, Register rs, uint16_t pos, uint16_t size);
868 void bitswap(Register rd, Register rt); 868 void bitswap(Register rd, Register rt);
869 void dbitswap(Register rd, Register rt); 869 void dbitswap(Register rd, Register rt);
870 void align(Register rd, Register rs, Register rt, uint8_t bp); 870 void align(Register rd, Register rs, Register rt, uint8_t bp);
(...skipping 575 matching lines...) Expand 10 before | Expand all | Expand 10 after
1446 public: 1446 public:
1447 explicit EnsureSpace(Assembler* assembler) { 1447 explicit EnsureSpace(Assembler* assembler) {
1448 assembler->CheckBuffer(); 1448 assembler->CheckBuffer();
1449 } 1449 }
1450 }; 1450 };
1451 1451
1452 } // namespace internal 1452 } // namespace internal
1453 } // namespace v8 1453 } // namespace v8
1454 1454
1455 #endif // V8_ARM_ASSEMBLER_MIPS_H_ 1455 #endif // V8_ARM_ASSEMBLER_MIPS_H_
OLDNEW
« no previous file with comments | « src/mips/assembler-mips.h ('k') | test/cctest/compiler/test-run-machops.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698