Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(184)

Side by Side Diff: src/IceAssemblerARM32.h

Issue 1414483008: Add CMP(register) and CMP(Immediate) to ARM integerated assembler. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix nits. Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 //===- subzero/src/IceAssemblerARM32.h - Assembler for ARM32 ----*- C++ -*-===// 1 //===- subzero/src/IceAssemblerARM32.h - Assembler for ARM32 ----*- C++ -*-===//
2 // 2 //
3 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file 3 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file
4 // for details. All rights reserved. Use of this source code is governed by a 4 // for details. All rights reserved. Use of this source code is governed by a
5 // BSD-style license that can be found in the LICENSE file. 5 // BSD-style license that can be found in the LICENSE file.
6 // 6 //
7 // Modified by the Subzero authors. 7 // Modified by the Subzero authors.
8 // 8 //
9 //===----------------------------------------------------------------------===// 9 //===----------------------------------------------------------------------===//
10 // 10 //
(...skipping 132 matching lines...) Expand 10 before | Expand all | Expand 10 after
143 143
144 void and_(const Operand *OpRd, const Operand *OpRn, const Operand *OpSrc1, 144 void and_(const Operand *OpRd, const Operand *OpRn, const Operand *OpSrc1,
145 bool SetFlags, CondARM32::Cond Cond); 145 bool SetFlags, CondARM32::Cond Cond);
146 146
147 void b(Label *L, CondARM32::Cond Cond); 147 void b(Label *L, CondARM32::Cond Cond);
148 148
149 void bx(RegARM32::GPRRegister Rm, CondARM32::Cond Cond = CondARM32::AL); 149 void bx(RegARM32::GPRRegister Rm, CondARM32::Cond Cond = CondARM32::AL);
150 150
151 void bkpt(uint16_t Imm16); 151 void bkpt(uint16_t Imm16);
152 152
153 void cmp(const Operand *OpRn, const Operand *OpSrc1, CondARM32::Cond Cond);
154
153 void eor(const Operand *OpRd, const Operand *OpRn, const Operand *OpSrc1, 155 void eor(const Operand *OpRd, const Operand *OpRn, const Operand *OpSrc1,
154 bool SetFlags, CondARM32::Cond Cond); 156 bool SetFlags, CondARM32::Cond Cond);
155 157
156 void ldr(const Operand *OpRt, const Operand *OpAddress, CondARM32::Cond Cond); 158 void ldr(const Operand *OpRt, const Operand *OpAddress, CondARM32::Cond Cond);
157 159
158 void mov(const Operand *OpRd, const Operand *OpSrc, CondARM32::Cond Cond); 160 void mov(const Operand *OpRd, const Operand *OpSrc, CondARM32::Cond Cond);
159 161
160 void mul(const Operand *OpRd, const Operand *OpRn, const Operand *OpSrc1, 162 void mul(const Operand *OpRd, const Operand *OpRn, const Operand *OpSrc1,
161 bool SetFlags, CondARM32::Cond Cond); 163 bool SetFlags, CondARM32::Cond Cond);
162 164
(...skipping 61 matching lines...) Expand 10 before | Expand all | Expand 10 after
224 IValueT encodeBranchOffset(IOffsetT Offset, IValueT Inst); 226 IValueT encodeBranchOffset(IOffsetT Offset, IValueT Inst);
225 227
226 // Returns the offset encoded in the branch instruction Inst. 228 // Returns the offset encoded in the branch instruction Inst.
227 static IOffsetT decodeBranchOffset(IValueT Inst); 229 static IOffsetT decodeBranchOffset(IValueT Inst);
228 }; 230 };
229 231
230 } // end of namespace ARM32 232 } // end of namespace ARM32
231 } // end of namespace Ice 233 } // end of namespace Ice
232 234
233 #endif // SUBZERO_SRC_ICEASSEMBLERARM32_H 235 #endif // SUBZERO_SRC_ICEASSEMBLERARM32_H
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698