Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(366)

Side by Side Diff: src/compiler/ia32/instruction-codes-ia32.h

Issue 1414183006: [turbofan] Avoid unnecessary write barriers and improve code generation. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Fix typo. Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 5 #ifndef V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
6 #define V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 6 #define V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 78 matching lines...) Expand 10 before | Expand all | Expand 10 after
89 V(IA32Movzxwl) \ 89 V(IA32Movzxwl) \
90 V(IA32Movw) \ 90 V(IA32Movw) \
91 V(IA32Movl) \ 91 V(IA32Movl) \
92 V(IA32Movss) \ 92 V(IA32Movss) \
93 V(IA32Movsd) \ 93 V(IA32Movsd) \
94 V(IA32BitcastFI) \ 94 V(IA32BitcastFI) \
95 V(IA32BitcastIF) \ 95 V(IA32BitcastIF) \
96 V(IA32Lea) \ 96 V(IA32Lea) \
97 V(IA32Push) \ 97 V(IA32Push) \
98 V(IA32Poke) \ 98 V(IA32Poke) \
99 V(IA32StoreWriteBarrier) \
100 V(IA32StackCheck) 99 V(IA32StackCheck)
101 100
102 101
103 // Addressing modes represent the "shape" of inputs to an instruction. 102 // Addressing modes represent the "shape" of inputs to an instruction.
104 // Many instructions support multiple addressing modes. Addressing modes 103 // Many instructions support multiple addressing modes. Addressing modes
105 // are encoded into the InstructionCode of the instruction and tell the 104 // are encoded into the InstructionCode of the instruction and tell the
106 // code generator after register allocation which assembler method to call. 105 // code generator after register allocation which assembler method to call.
107 // 106 //
108 // We use the following local notation for addressing modes: 107 // We use the following local notation for addressing modes:
109 // 108 //
(...skipping 21 matching lines...) Expand all
131 V(M2I) /* [ %r2*2 + K] */ \ 130 V(M2I) /* [ %r2*2 + K] */ \
132 V(M4I) /* [ %r2*4 + K] */ \ 131 V(M4I) /* [ %r2*4 + K] */ \
133 V(M8I) /* [ %r2*8 + K] */ \ 132 V(M8I) /* [ %r2*8 + K] */ \
134 V(MI) /* [ K] */ 133 V(MI) /* [ K] */
135 134
136 } // namespace compiler 135 } // namespace compiler
137 } // namespace internal 136 } // namespace internal
138 } // namespace v8 137 } // namespace v8
139 138
140 #endif // V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 139 #endif // V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698