| OLD | NEW |
| 1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
| 2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
| 3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
| 4 | 4 |
| 5 #ifndef V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 5 #ifndef V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
| 6 #define V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 6 #define V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
| 7 | 7 |
| 8 namespace v8 { | 8 namespace v8 { |
| 9 namespace internal { | 9 namespace internal { |
| 10 namespace compiler { | 10 namespace compiler { |
| (...skipping 46 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 57 V(PPC_FloorDouble) \ | 57 V(PPC_FloorDouble) \ |
| 58 V(PPC_CeilDouble) \ | 58 V(PPC_CeilDouble) \ |
| 59 V(PPC_TruncateDouble) \ | 59 V(PPC_TruncateDouble) \ |
| 60 V(PPC_RoundDouble) \ | 60 V(PPC_RoundDouble) \ |
| 61 V(PPC_MaxDouble) \ | 61 V(PPC_MaxDouble) \ |
| 62 V(PPC_MinDouble) \ | 62 V(PPC_MinDouble) \ |
| 63 V(PPC_AbsDouble) \ | 63 V(PPC_AbsDouble) \ |
| 64 V(PPC_Cntlz32) \ | 64 V(PPC_Cntlz32) \ |
| 65 V(PPC_Cntlz64) \ | 65 V(PPC_Cntlz64) \ |
| 66 V(PPC_Popcnt32) \ | 66 V(PPC_Popcnt32) \ |
| 67 V(PPC_Popcnt64) \ |
| 67 V(PPC_Cmp32) \ | 68 V(PPC_Cmp32) \ |
| 68 V(PPC_Cmp64) \ | 69 V(PPC_Cmp64) \ |
| 69 V(PPC_CmpDouble) \ | 70 V(PPC_CmpDouble) \ |
| 70 V(PPC_Tst32) \ | 71 V(PPC_Tst32) \ |
| 71 V(PPC_Tst64) \ | 72 V(PPC_Tst64) \ |
| 72 V(PPC_Push) \ | 73 V(PPC_Push) \ |
| 73 V(PPC_PushFrame) \ | 74 V(PPC_PushFrame) \ |
| 74 V(PPC_StoreToStackSlot) \ | 75 V(PPC_StoreToStackSlot) \ |
| 75 V(PPC_ExtendSignWord8) \ | 76 V(PPC_ExtendSignWord8) \ |
| 76 V(PPC_ExtendSignWord16) \ | 77 V(PPC_ExtendSignWord16) \ |
| (...skipping 47 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 124 // MRR = [register + register] | 125 // MRR = [register + register] |
| 125 #define TARGET_ADDRESSING_MODE_LIST(V) \ | 126 #define TARGET_ADDRESSING_MODE_LIST(V) \ |
| 126 V(MRI) /* [%r0 + K] */ \ | 127 V(MRI) /* [%r0 + K] */ \ |
| 127 V(MRR) /* [%r0 + %r1] */ | 128 V(MRR) /* [%r0 + %r1] */ |
| 128 | 129 |
| 129 } // namespace compiler | 130 } // namespace compiler |
| 130 } // namespace internal | 131 } // namespace internal |
| 131 } // namespace v8 | 132 } // namespace v8 |
| 132 | 133 |
| 133 #endif // V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 134 #endif // V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
| OLD | NEW |