Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(27)

Side by Side Diff: src/compiler/arm64/instruction-codes-arm64.h

Issue 1413463009: Implemented the Word64Clz TurboFan operator for x64, arm64, and mips64. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Fixed a typing problem, and added mips64. Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ 5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_
6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ 6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
11 11
12 // ARM64-specific opcodes that specify which assembly sequence to emit. 12 // ARM64-specific opcodes that specify which assembly sequence to emit.
13 // Most opcodes specify a single instruction. 13 // Most opcodes specify a single instruction.
14 #define TARGET_ARCH_OPCODE_LIST(V) \ 14 #define TARGET_ARCH_OPCODE_LIST(V) \
15 V(Arm64Add) \ 15 V(Arm64Add) \
16 V(Arm64Add32) \ 16 V(Arm64Add32) \
17 V(Arm64And) \ 17 V(Arm64And) \
18 V(Arm64And32) \ 18 V(Arm64And32) \
19 V(Arm64Bic) \ 19 V(Arm64Bic) \
20 V(Arm64Bic32) \ 20 V(Arm64Bic32) \
21 V(Arm64Clz) \
21 V(Arm64Clz32) \ 22 V(Arm64Clz32) \
22 V(Arm64Cmp) \ 23 V(Arm64Cmp) \
23 V(Arm64Cmp32) \ 24 V(Arm64Cmp32) \
24 V(Arm64Cmn) \ 25 V(Arm64Cmn) \
25 V(Arm64Cmn32) \ 26 V(Arm64Cmn32) \
26 V(Arm64Tst) \ 27 V(Arm64Tst) \
27 V(Arm64Tst32) \ 28 V(Arm64Tst32) \
28 V(Arm64Or) \ 29 V(Arm64Or) \
29 V(Arm64Or32) \ 30 V(Arm64Or32) \
30 V(Arm64Orn) \ 31 V(Arm64Orn) \
(...skipping 124 matching lines...) Expand 10 before | Expand all | Expand 10 after
155 V(Operand2_R_UXTB) /* %r0 UXTB (unsigned extend byte) */ \ 156 V(Operand2_R_UXTB) /* %r0 UXTB (unsigned extend byte) */ \
156 V(Operand2_R_UXTH) /* %r0 UXTH (unsigned extend halfword) */ \ 157 V(Operand2_R_UXTH) /* %r0 UXTH (unsigned extend halfword) */ \
157 V(Operand2_R_SXTB) /* %r0 SXTB (signed extend byte) */ \ 158 V(Operand2_R_SXTB) /* %r0 SXTB (signed extend byte) */ \
158 V(Operand2_R_SXTH) /* %r0 SXTH (signed extend halfword) */ 159 V(Operand2_R_SXTH) /* %r0 SXTH (signed extend halfword) */
159 160
160 } // namespace compiler 161 } // namespace compiler
161 } // namespace internal 162 } // namespace internal
162 } // namespace v8 163 } // namespace v8
163 164
164 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ 165 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_
OLDNEW
« no previous file with comments | « src/compiler/arm64/code-generator-arm64.cc ('k') | src/compiler/arm64/instruction-selector-arm64.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698