Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(1)

Side by Side Diff: src/ppc/assembler-ppc.cc

Issue 1409073016: PPC64: Implemented the RoundInt64ToFloat32 TurboFan operator. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Fix build break in simulator. Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/ppc/assembler-ppc.h ('k') | src/ppc/disasm-ppc.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions 5 // modification, are permitted provided that the following conditions
6 // are met: 6 // are met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 2140 matching lines...) Expand 10 before | Expand all | Expand 10 after
2151 emit(EXT4 | FRSP | frt.code() * B21 | frb.code() * B11 | rc); 2151 emit(EXT4 | FRSP | frt.code() * B21 | frb.code() * B11 | rc);
2152 } 2152 }
2153 2153
2154 2154
2155 void Assembler::fcfid(const DoubleRegister frt, const DoubleRegister frb, 2155 void Assembler::fcfid(const DoubleRegister frt, const DoubleRegister frb,
2156 RCBit rc) { 2156 RCBit rc) {
2157 emit(EXT4 | FCFID | frt.code() * B21 | frb.code() * B11 | rc); 2157 emit(EXT4 | FCFID | frt.code() * B21 | frb.code() * B11 | rc);
2158 } 2158 }
2159 2159
2160 2160
2161 void Assembler::fcfids(const DoubleRegister frt, const DoubleRegister frb,
2162 RCBit rc) {
2163 emit(EXT3 | FCFID | frt.code() * B21 | frb.code() * B11 | rc);
2164 }
2165
2166
2161 void Assembler::fctid(const DoubleRegister frt, const DoubleRegister frb, 2167 void Assembler::fctid(const DoubleRegister frt, const DoubleRegister frb,
2162 RCBit rc) { 2168 RCBit rc) {
2163 emit(EXT4 | FCTID | frt.code() * B21 | frb.code() * B11 | rc); 2169 emit(EXT4 | FCTID | frt.code() * B21 | frb.code() * B11 | rc);
2164 } 2170 }
2165 2171
2166 2172
2167 void Assembler::fctidz(const DoubleRegister frt, const DoubleRegister frb, 2173 void Assembler::fctidz(const DoubleRegister frt, const DoubleRegister frb,
2168 RCBit rc) { 2174 RCBit rc) {
2169 emit(EXT4 | FCTIDZ | frt.code() * B21 | frb.code() * B11 | rc); 2175 emit(EXT4 | FCTIDZ | frt.code() * B21 | frb.code() * B11 | rc);
2170 } 2176 }
(...skipping 249 matching lines...) Expand 10 before | Expand all | Expand 10 after
2420 2426
2421 trampoline_ = Trampoline(pc_offset() - size, tracked_branch_count_); 2427 trampoline_ = Trampoline(pc_offset() - size, tracked_branch_count_);
2422 } 2428 }
2423 } 2429 }
2424 2430
2425 2431
2426 } // namespace internal 2432 } // namespace internal
2427 } // namespace v8 2433 } // namespace v8
2428 2434
2429 #endif // V8_TARGET_ARCH_PPC 2435 #endif // V8_TARGET_ARCH_PPC
OLDNEW
« no previous file with comments | « src/ppc/assembler-ppc.h ('k') | src/ppc/disasm-ppc.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698