Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(152)

Side by Side Diff: src/ia32/macro-assembler-ia32.h

Issue 1405453003: CTZ instruction implemented as optional operator. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Fixed a bug when bmi1=false Created 5 years, 2 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/ia32/assembler-ia32.cc ('k') | src/ia32/macro-assembler-ia32.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_IA32_MACRO_ASSEMBLER_IA32_H_ 5 #ifndef V8_IA32_MACRO_ASSEMBLER_IA32_H_
6 #define V8_IA32_MACRO_ASSEMBLER_IA32_H_ 6 #define V8_IA32_MACRO_ASSEMBLER_IA32_H_
7 7
8 #include "src/assembler.h" 8 #include "src/assembler.h"
9 #include "src/bailout-reason.h" 9 #include "src/bailout-reason.h"
10 #include "src/frames.h" 10 #include "src/frames.h"
(...skipping 836 matching lines...) Expand 10 before | Expand all | Expand 10 after
847 // Non-SSE2 instructions. 847 // Non-SSE2 instructions.
848 void Pextrd(Register dst, XMMRegister src, int8_t imm8); 848 void Pextrd(Register dst, XMMRegister src, int8_t imm8);
849 void Pinsrd(XMMRegister dst, Register src, int8_t imm8) { 849 void Pinsrd(XMMRegister dst, Register src, int8_t imm8) {
850 Pinsrd(dst, Operand(src), imm8); 850 Pinsrd(dst, Operand(src), imm8);
851 } 851 }
852 void Pinsrd(XMMRegister dst, const Operand& src, int8_t imm8); 852 void Pinsrd(XMMRegister dst, const Operand& src, int8_t imm8);
853 853
854 void Lzcnt(Register dst, Register src) { Lzcnt(dst, Operand(src)); } 854 void Lzcnt(Register dst, Register src) { Lzcnt(dst, Operand(src)); }
855 void Lzcnt(Register dst, const Operand& src); 855 void Lzcnt(Register dst, const Operand& src);
856 856
857 void Tzcnt(Register dst, Register src) { Tzcnt(dst, Operand(src)); }
858 void Tzcnt(Register dst, const Operand& src);
859
857 // Emit call to the code we are currently generating. 860 // Emit call to the code we are currently generating.
858 void CallSelf() { 861 void CallSelf() {
859 Handle<Code> self(reinterpret_cast<Code**>(CodeObject().location())); 862 Handle<Code> self(reinterpret_cast<Code**>(CodeObject().location()));
860 call(self, RelocInfo::CODE_TARGET); 863 call(self, RelocInfo::CODE_TARGET);
861 } 864 }
862 865
863 // Move if the registers are not identical. 866 // Move if the registers are not identical.
864 void Move(Register target, Register source); 867 void Move(Register target, Register source);
865 868
866 // Move a constant into a destination using the most efficient encoding. 869 // Move a constant into a destination using the most efficient encoding.
(...skipping 259 matching lines...) Expand 10 before | Expand all | Expand 10 after
1126 masm-> 1129 masm->
1127 #else 1130 #else
1128 #define ACCESS_MASM(masm) masm-> 1131 #define ACCESS_MASM(masm) masm->
1129 #endif 1132 #endif
1130 1133
1131 1134
1132 } // namespace internal 1135 } // namespace internal
1133 } // namespace v8 1136 } // namespace v8
1134 1137
1135 #endif // V8_IA32_MACRO_ASSEMBLER_IA32_H_ 1138 #endif // V8_IA32_MACRO_ASSEMBLER_IA32_H_
OLDNEW
« no previous file with comments | « src/ia32/assembler-ia32.cc ('k') | src/ia32/macro-assembler-ia32.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698