Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(329)

Side by Side Diff: src/IceRegAlloc.h

Issue 1385433002: Subzero: Use register availability during lowering to improve the code. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Add comments Created 5 years, 2 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceCfgNode.cpp ('k') | src/IceRegAlloc.cpp » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceRegAlloc.h - Linear-scan reg. allocation --*- C++ -*-===// 1 //===- subzero/src/IceRegAlloc.h - Linear-scan reg. allocation --*- C++ -*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 44 matching lines...) Expand 10 before | Expand all | Expand 10 after
55 bool AllowOverlap = false; 55 bool AllowOverlap = false;
56 llvm::SmallBitVector RegMask; 56 llvm::SmallBitVector RegMask;
57 llvm::SmallBitVector Free; 57 llvm::SmallBitVector Free;
58 llvm::SmallBitVector PrecoloredUnhandledMask; // Note: only used for dumping 58 llvm::SmallBitVector PrecoloredUnhandledMask; // Note: only used for dumping
59 llvm::SmallVector<RegWeight, REGS_SIZE> Weights; 59 llvm::SmallVector<RegWeight, REGS_SIZE> Weights;
60 }; 60 };
61 61
62 bool livenessValidateIntervals(const DefUseErrorList &DefsWithoutUses, 62 bool livenessValidateIntervals(const DefUseErrorList &DefsWithoutUses,
63 const DefUseErrorList &UsesBeforeDefs, 63 const DefUseErrorList &UsesBeforeDefs,
64 const CfgVector<InstNumberT> &LRBegin, 64 const CfgVector<InstNumberT> &LRBegin,
65 const CfgVector<InstNumberT> &LREnd); 65 const CfgVector<InstNumberT> &LREnd) const;
66 void initForGlobal(); 66 void initForGlobal();
67 void initForInfOnly(); 67 void initForInfOnly();
68 /// Move an item from the From set to the To set. From[Index] is pushed onto 68 /// Move an item from the From set to the To set. From[Index] is pushed onto
69 /// the end of To[], then the item is efficiently removed from From[] by 69 /// the end of To[], then the item is efficiently removed from From[] by
70 /// effectively swapping it with the last item in From[] and then popping it 70 /// effectively swapping it with the last item in From[] and then popping it
71 /// from the back. As such, the caller is best off iterating over From[] in 71 /// from the back. As such, the caller is best off iterating over From[] in
72 /// reverse order to avoid the need for special handling of the iterator. 72 /// reverse order to avoid the need for special handling of the iterator.
73 void moveItem(UnorderedRanges &From, SizeT Index, UnorderedRanges &To) { 73 void moveItem(UnorderedRanges &From, SizeT Index, UnorderedRanges &To) {
74 To.push_back(From[Index]); 74 To.push_back(From[Index]);
75 From[Index] = From.back(); 75 From[Index] = From.back();
(...skipping 43 matching lines...) Expand 10 before | Expand all | Expand 10 after
119 llvm::SmallVector<const llvm::SmallBitVector *, REGS_SIZE> RegAliases; 119 llvm::SmallVector<const llvm::SmallBitVector *, REGS_SIZE> RegAliases;
120 bool FindPreference = false; 120 bool FindPreference = false;
121 bool FindOverlap = false; 121 bool FindOverlap = false;
122 122
123 const bool Verbose; 123 const bool Verbose;
124 }; 124 };
125 125
126 } // end of namespace Ice 126 } // end of namespace Ice
127 127
128 #endif // SUBZERO_SRC_ICEREGALLOC_H 128 #endif // SUBZERO_SRC_ICEREGALLOC_H
OLDNEW
« no previous file with comments | « src/IceCfgNode.cpp ('k') | src/IceRegAlloc.cpp » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698