DescriptionSubzero. Adds I64 register pairs for ARM32.
This is in preparation for llvm.nacl.atomic.* lowerings. atomic i64
loads and stores require their operands to be consecutive registers
starting at an even register that is not r14.
BUG= https://code.google.com/p/nativeclient/issues/detail?id=4076
R=kschimpf@google.com
Committed: https://gerrit.chromium.org/gerrit/gitweb?p=native_client/pnacl-subzero.git;a=commit;h=ed2c06b20a04fc07f0a54b7ce01f19c98bd5a3ab
Patch Set 1 #Patch Set 2 : merge #
Messages
Total messages: 7 (2 generated)
|