Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(1)

Side by Side Diff: src/arm64/macro-assembler-arm64.cc

Issue 1380863004: Revert of Reland: Remove register index/code indirection (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Created 5 years, 2 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/arm64/lithium-codegen-arm64.cc ('k') | src/arm64/simulator-arm64.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2013 the V8 project authors. All rights reserved. 1 // Copyright 2013 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #if V8_TARGET_ARCH_ARM64 5 #if V8_TARGET_ARCH_ARM64
6 6
7 #include "src/base/bits.h" 7 #include "src/base/bits.h"
8 #include "src/base/division-by-constant.h" 8 #include "src/base/division-by-constant.h"
9 #include "src/bootstrapper.h" 9 #include "src/bootstrapper.h"
10 #include "src/codegen.h" 10 #include "src/codegen.h"
11 #include "src/debug/debug.h" 11 #include "src/debug/debug.h"
12 #include "src/register-configuration.h"
13 #include "src/runtime/runtime.h" 12 #include "src/runtime/runtime.h"
14 13
15 #include "src/arm64/frames-arm64.h" 14 #include "src/arm64/frames-arm64.h"
16 #include "src/arm64/macro-assembler-arm64.h" 15 #include "src/arm64/macro-assembler-arm64.h"
17 16
18 namespace v8 { 17 namespace v8 {
19 namespace internal { 18 namespace internal {
20 19
21 // Define a fake double underscore to use with the ASM_UNIMPLEMENTED macros. 20 // Define a fake double underscore to use with the ASM_UNIMPLEMENTED macros.
22 #define __ 21 #define __
(...skipping 3955 matching lines...) Expand 10 before | Expand all | Expand 10 after
3978 // adjust the stack for unsaved registers. 3977 // adjust the stack for unsaved registers.
3979 const int num_unsaved = kNumSafepointRegisters - kNumSafepointSavedRegisters; 3978 const int num_unsaved = kNumSafepointRegisters - kNumSafepointSavedRegisters;
3980 DCHECK(num_unsaved >= 0); 3979 DCHECK(num_unsaved >= 0);
3981 Claim(num_unsaved); 3980 Claim(num_unsaved);
3982 PushXRegList(kSafepointSavedRegisters); 3981 PushXRegList(kSafepointSavedRegisters);
3983 } 3982 }
3984 3983
3985 3984
3986 void MacroAssembler::PushSafepointRegistersAndDoubles() { 3985 void MacroAssembler::PushSafepointRegistersAndDoubles() {
3987 PushSafepointRegisters(); 3986 PushSafepointRegisters();
3988 PushCPURegList(CPURegList( 3987 PushCPURegList(CPURegList(CPURegister::kFPRegister, kDRegSizeInBits,
3989 CPURegister::kFPRegister, kDRegSizeInBits, 3988 FPRegister::kAllocatableFPRegisters));
3990 RegisterConfiguration::ArchDefault()->allocatable_double_codes_mask()));
3991 } 3989 }
3992 3990
3993 3991
3994 void MacroAssembler::PopSafepointRegistersAndDoubles() { 3992 void MacroAssembler::PopSafepointRegistersAndDoubles() {
3995 PopCPURegList(CPURegList( 3993 PopCPURegList(CPURegList(CPURegister::kFPRegister, kDRegSizeInBits,
3996 CPURegister::kFPRegister, kDRegSizeInBits, 3994 FPRegister::kAllocatableFPRegisters));
3997 RegisterConfiguration::ArchDefault()->allocatable_double_codes_mask()));
3998 PopSafepointRegisters(); 3995 PopSafepointRegisters();
3999 } 3996 }
4000 3997
4001 3998
4002 int MacroAssembler::SafepointRegisterStackIndex(int reg_code) { 3999 int MacroAssembler::SafepointRegisterStackIndex(int reg_code) {
4003 // Make sure the safepoint registers list is what we expect. 4000 // Make sure the safepoint registers list is what we expect.
4004 DCHECK(CPURegList::GetSafepointSavedRegisters().list() == 0x6ffcffff); 4001 DCHECK(CPURegList::GetSafepointSavedRegisters().list() == 0x6ffcffff);
4005 4002
4006 // Safepoint registers are stored contiguously on the stack, but not all the 4003 // Safepoint registers are stored contiguously on the stack, but not all the
4007 // registers are saved. The following registers are excluded: 4004 // registers are saved. The following registers are excluded:
(...skipping 1056 matching lines...) Expand 10 before | Expand all | Expand 10 after
5064 } 5061 }
5065 5062
5066 5063
5067 #undef __ 5064 #undef __
5068 5065
5069 5066
5070 } // namespace internal 5067 } // namespace internal
5071 } // namespace v8 5068 } // namespace v8
5072 5069
5073 #endif // V8_TARGET_ARCH_ARM64 5070 #endif // V8_TARGET_ARCH_ARM64
OLDNEW
« no previous file with comments | « src/arm64/lithium-codegen-arm64.cc ('k') | src/arm64/simulator-arm64.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698