Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(306)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: src/compiler/instruction-codes.h

Issue 1375253002: [WIP][turbofan] Instruction scheduler for Turbofan. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: rebase the patch Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/compiler/ia32/instruction-scheduler-ia32.cc ('k') | src/compiler/instruction-scheduler.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_INSTRUCTION_CODES_H_ 5 #ifndef V8_COMPILER_INSTRUCTION_CODES_H_
6 #define V8_COMPILER_INSTRUCTION_CODES_H_ 6 #define V8_COMPILER_INSTRUCTION_CODES_H_
7 7
8 #include <iosfwd> 8 #include <iosfwd>
9 9
10 #if V8_TARGET_ARCH_ARM 10 #if V8_TARGET_ARCH_ARM
(...skipping 21 matching lines...) Expand all
32 namespace v8 { 32 namespace v8 {
33 namespace internal { 33 namespace internal {
34 namespace compiler { 34 namespace compiler {
35 35
36 // Modes for ArchStoreWithWriteBarrier below. 36 // Modes for ArchStoreWithWriteBarrier below.
37 enum class RecordWriteMode { kValueIsMap, kValueIsPointer, kValueIsAny }; 37 enum class RecordWriteMode { kValueIsMap, kValueIsPointer, kValueIsAny };
38 38
39 39
40 // Target-specific opcodes that specify which assembly sequence to emit. 40 // Target-specific opcodes that specify which assembly sequence to emit.
41 // Most opcodes specify a single instruction. 41 // Most opcodes specify a single instruction.
42 #define ARCH_OPCODE_LIST(V) \ 42 #define COMMON_ARCH_OPCODE_LIST(V) \
43 V(ArchCallCodeObject) \ 43 V(ArchCallCodeObject) \
44 V(ArchTailCallCodeObject) \ 44 V(ArchTailCallCodeObject) \
45 V(ArchCallJSFunction) \ 45 V(ArchCallJSFunction) \
46 V(ArchTailCallJSFunction) \ 46 V(ArchTailCallJSFunction) \
47 V(ArchPrepareCallCFunction) \ 47 V(ArchPrepareCallCFunction) \
48 V(ArchCallCFunction) \ 48 V(ArchCallCFunction) \
49 V(ArchPrepareTailCall) \ 49 V(ArchPrepareTailCall) \
50 V(ArchLazyBailout) \ 50 V(ArchLazyBailout) \
51 V(ArchJmp) \ 51 V(ArchJmp) \
52 V(ArchLookupSwitch) \ 52 V(ArchLookupSwitch) \
53 V(ArchTableSwitch) \ 53 V(ArchTableSwitch) \
54 V(ArchNop) \ 54 V(ArchNop) \
55 V(ArchDeoptimize) \ 55 V(ArchThrowTerminator) \
56 V(ArchRet) \ 56 V(ArchDeoptimize) \
57 V(ArchStackPointer) \ 57 V(ArchRet) \
58 V(ArchFramePointer) \ 58 V(ArchStackPointer) \
59 V(ArchTruncateDoubleToI) \ 59 V(ArchFramePointer) \
60 V(ArchStoreWithWriteBarrier) \ 60 V(ArchTruncateDoubleToI) \
61 V(CheckedLoadInt8) \ 61 V(ArchStoreWithWriteBarrier) \
62 V(CheckedLoadUint8) \ 62 V(CheckedLoadInt8) \
63 V(CheckedLoadInt16) \ 63 V(CheckedLoadUint8) \
64 V(CheckedLoadUint16) \ 64 V(CheckedLoadInt16) \
65 V(CheckedLoadWord32) \ 65 V(CheckedLoadUint16) \
66 V(CheckedLoadWord64) \ 66 V(CheckedLoadWord32) \
67 V(CheckedLoadFloat32) \ 67 V(CheckedLoadWord64) \
68 V(CheckedLoadFloat64) \ 68 V(CheckedLoadFloat32) \
69 V(CheckedStoreWord8) \ 69 V(CheckedLoadFloat64) \
70 V(CheckedStoreWord16) \ 70 V(CheckedStoreWord8) \
71 V(CheckedStoreWord32) \ 71 V(CheckedStoreWord16) \
72 V(CheckedStoreWord64) \ 72 V(CheckedStoreWord32) \
73 V(CheckedStoreFloat32) \ 73 V(CheckedStoreWord64) \
74 V(CheckedStoreFloat64) \ 74 V(CheckedStoreFloat32) \
75 V(CheckedStoreFloat64)
76
77 #define ARCH_OPCODE_LIST(V) \
78 COMMON_ARCH_OPCODE_LIST(V) \
75 TARGET_ARCH_OPCODE_LIST(V) 79 TARGET_ARCH_OPCODE_LIST(V)
76 80
77 enum ArchOpcode { 81 enum ArchOpcode {
78 #define DECLARE_ARCH_OPCODE(Name) k##Name, 82 #define DECLARE_ARCH_OPCODE(Name) k##Name,
79 ARCH_OPCODE_LIST(DECLARE_ARCH_OPCODE) 83 ARCH_OPCODE_LIST(DECLARE_ARCH_OPCODE)
80 #undef DECLARE_ARCH_OPCODE 84 #undef DECLARE_ARCH_OPCODE
81 #define COUNT_ARCH_OPCODE(Name) +1 85 #define COUNT_ARCH_OPCODE(Name) +1
82 kLastArchOpcode = -1 ARCH_OPCODE_LIST(COUNT_ARCH_OPCODE) 86 kLastArchOpcode = -1 ARCH_OPCODE_LIST(COUNT_ARCH_OPCODE)
83 #undef COUNT_ARCH_OPCODE 87 #undef COUNT_ARCH_OPCODE
84 }; 88 };
(...skipping 72 matching lines...) Expand 10 before | Expand all | Expand 10 after
157 typedef BitField<AddressingMode, 8, 5> AddressingModeField; 161 typedef BitField<AddressingMode, 8, 5> AddressingModeField;
158 typedef BitField<FlagsMode, 13, 2> FlagsModeField; 162 typedef BitField<FlagsMode, 13, 2> FlagsModeField;
159 typedef BitField<FlagsCondition, 15, 5> FlagsConditionField; 163 typedef BitField<FlagsCondition, 15, 5> FlagsConditionField;
160 typedef BitField<int, 20, 12> MiscField; 164 typedef BitField<int, 20, 12> MiscField;
161 165
162 } // namespace compiler 166 } // namespace compiler
163 } // namespace internal 167 } // namespace internal
164 } // namespace v8 168 } // namespace v8
165 169
166 #endif // V8_COMPILER_INSTRUCTION_CODES_H_ 170 #endif // V8_COMPILER_INSTRUCTION_CODES_H_
OLDNEW
« no previous file with comments | « src/compiler/ia32/instruction-scheduler-ia32.cc ('k') | src/compiler/instruction-scheduler.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698