Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(536)

Side by Side Diff: src/arm64/macro-assembler-arm64.cc

Issue 1365073002: Revert of Remove register index/code indirection (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Created 5 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/arm64/lithium-codegen-arm64.cc ('k') | src/arm64/simulator-arm64.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2013 the V8 project authors. All rights reserved. 1 // Copyright 2013 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #if V8_TARGET_ARCH_ARM64 5 #if V8_TARGET_ARCH_ARM64
6 6
7 #include "src/base/bits.h" 7 #include "src/base/bits.h"
8 #include "src/base/division-by-constant.h" 8 #include "src/base/division-by-constant.h"
9 #include "src/bootstrapper.h" 9 #include "src/bootstrapper.h"
10 #include "src/codegen.h" 10 #include "src/codegen.h"
11 #include "src/cpu-profiler.h" 11 #include "src/cpu-profiler.h"
12 #include "src/debug/debug.h" 12 #include "src/debug/debug.h"
13 #include "src/register-configuration.h"
14 #include "src/runtime/runtime.h" 13 #include "src/runtime/runtime.h"
15 14
16 #include "src/arm64/frames-arm64.h" 15 #include "src/arm64/frames-arm64.h"
17 #include "src/arm64/macro-assembler-arm64.h" 16 #include "src/arm64/macro-assembler-arm64.h"
18 17
19 namespace v8 { 18 namespace v8 {
20 namespace internal { 19 namespace internal {
21 20
22 // Define a fake double underscore to use with the ASM_UNIMPLEMENTED macros. 21 // Define a fake double underscore to use with the ASM_UNIMPLEMENTED macros.
23 #define __ 22 #define __
(...skipping 3947 matching lines...) Expand 10 before | Expand all | Expand 10 after
3971 // adjust the stack for unsaved registers. 3970 // adjust the stack for unsaved registers.
3972 const int num_unsaved = kNumSafepointRegisters - kNumSafepointSavedRegisters; 3971 const int num_unsaved = kNumSafepointRegisters - kNumSafepointSavedRegisters;
3973 DCHECK(num_unsaved >= 0); 3972 DCHECK(num_unsaved >= 0);
3974 Claim(num_unsaved); 3973 Claim(num_unsaved);
3975 PushXRegList(kSafepointSavedRegisters); 3974 PushXRegList(kSafepointSavedRegisters);
3976 } 3975 }
3977 3976
3978 3977
3979 void MacroAssembler::PushSafepointRegistersAndDoubles() { 3978 void MacroAssembler::PushSafepointRegistersAndDoubles() {
3980 PushSafepointRegisters(); 3979 PushSafepointRegisters();
3981 PushCPURegList(CPURegList( 3980 PushCPURegList(CPURegList(CPURegister::kFPRegister, kDRegSizeInBits,
3982 CPURegister::kFPRegister, kDRegSizeInBits, 3981 FPRegister::kAllocatableFPRegisters));
3983 RegisterConfiguration::ArchDefault()->allocatable_double_codes_mask()));
3984 } 3982 }
3985 3983
3986 3984
3987 void MacroAssembler::PopSafepointRegistersAndDoubles() { 3985 void MacroAssembler::PopSafepointRegistersAndDoubles() {
3988 PopCPURegList(CPURegList( 3986 PopCPURegList(CPURegList(CPURegister::kFPRegister, kDRegSizeInBits,
3989 CPURegister::kFPRegister, kDRegSizeInBits, 3987 FPRegister::kAllocatableFPRegisters));
3990 RegisterConfiguration::ArchDefault()->allocatable_double_codes_mask()));
3991 PopSafepointRegisters(); 3988 PopSafepointRegisters();
3992 } 3989 }
3993 3990
3994 3991
3995 int MacroAssembler::SafepointRegisterStackIndex(int reg_code) { 3992 int MacroAssembler::SafepointRegisterStackIndex(int reg_code) {
3996 // Make sure the safepoint registers list is what we expect. 3993 // Make sure the safepoint registers list is what we expect.
3997 DCHECK(CPURegList::GetSafepointSavedRegisters().list() == 0x6ffcffff); 3994 DCHECK(CPURegList::GetSafepointSavedRegisters().list() == 0x6ffcffff);
3998 3995
3999 // Safepoint registers are stored contiguously on the stack, but not all the 3996 // Safepoint registers are stored contiguously on the stack, but not all the
4000 // registers are saved. The following registers are excluded: 3997 // registers are saved. The following registers are excluded:
(...skipping 1056 matching lines...) Expand 10 before | Expand all | Expand 10 after
5057 } 5054 }
5058 5055
5059 5056
5060 #undef __ 5057 #undef __
5061 5058
5062 5059
5063 } // namespace internal 5060 } // namespace internal
5064 } // namespace v8 5061 } // namespace v8
5065 5062
5066 #endif // V8_TARGET_ARCH_ARM64 5063 #endif // V8_TARGET_ARCH_ARM64
OLDNEW
« no previous file with comments | « src/arm64/lithium-codegen-arm64.cc ('k') | src/arm64/simulator-arm64.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698