Reflow comments to use the full width.

src/IceIntrinsics.cpp

Index: src/IceIntrinsics.cpp
diff --git a/src/IceIntrinsics.cpp b/src/IceIntrinsics.cpp
index b1ca40ddf6c1ba862a5dc9415c6e36d404731bd9..7457b816a543155c7d3addf9c2844955aa7c27a7 100644
--- a/src/IceIntrinsics.cpp
+++ b/src/IceIntrinsics.cpp
@@ -8,8 +8,8 @@
 //===----------------------------------------------------------------------===//
 ///
 /// \file
-/// This file implements the Intrinsics utilities for matching and
-/// then dispatching by name.
+/// This file implements the Intrinsics utilities for matching and then
+/// dispatching by name.
 ///
 //===----------------------------------------------------------------------===//
 
@@ -33,8 +33,8 @@ namespace {
 #define INTRIN(ID, SE, RT)                                                     \
   { Intrinsics::ID, Intrinsics::SE, Intrinsics::RT }
 
-// Build list of intrinsics with their attributes and expected prototypes.
-// List is sorted alphabetically.
+// Build list of intrinsics with their attributes and expected prototypes. List
+// is sorted alphabetically.
 const struct IceIntrinsicsEntry_ {
   Intrinsics::FullIntrinsicInfo Info;
   const char *IntrinsicName;
@@ -279,8 +279,8 @@ bool Intrinsics::isMemoryOrderValid(IntrinsicID ID, uint64_t Order,
   case AtomicRMW:
     return true;
   case AtomicCmpxchg:
-    // Reject orderings that are disallowed by C++11 as invalid
-    // combinations for cmpxchg.
+    // Reject orderings that are disallowed by C++11 as invalid combinations
+    // for cmpxchg.
     switch (OrderOther) {
     case MemoryOrderRelaxed:
     case MemoryOrderConsume: