src/IceTargetLoweringMIPS32.cpp - Issue 1319203005: Subzero. Changes the Register Allocator so that it is aware of register

Side by Side Diff: src/IceTargetLoweringMIPS32.cpp

Issue 1319203005: Subzero. Changes the Register Allocator so that it is aware of register (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master

Patch Set: make format Created 5 years, 3 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

« src/IceRegAlloc.cpp ('K') | « src/IceTargetLoweringMIPS32.h ('k') | src/IceTargetLoweringX8632Traits.h » ('j') | src/IceTargetLoweringX8632Traits.h » ('J')

OLD	NEW
1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===//	1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===//

2 //	2 //

3 // The Subzero Code Generator	3 // The Subzero Code Generator

4 //	4 //

5 // This file is distributed under the University of Illinois Open Source	5 // This file is distributed under the University of Illinois Open Source

6 // License. See LICENSE.TXT for details.	6 // License. See LICENSE.TXT for details.

7 //	7 //

8 //===----------------------------------------------------------------------===//	8 //===----------------------------------------------------------------------===//

9 ///	9 ///

10 /// \file	10 /// \file

(...skipping 38 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
49 llvm::SmallBitVector IntegerRegisters(RegMIPS32::Reg_NUM);	49 llvm::SmallBitVector IntegerRegisters(RegMIPS32::Reg_NUM);

50 llvm::SmallBitVector FloatRegisters(RegMIPS32::Reg_NUM);	50 llvm::SmallBitVector FloatRegisters(RegMIPS32::Reg_NUM);

51 llvm::SmallBitVector VectorRegisters(RegMIPS32::Reg_NUM);	51 llvm::SmallBitVector VectorRegisters(RegMIPS32::Reg_NUM);

52 llvm::SmallBitVector InvalidRegisters(RegMIPS32::Reg_NUM);	52 llvm::SmallBitVector InvalidRegisters(RegMIPS32::Reg_NUM);

53 ScratchRegs.resize(RegMIPS32::Reg_NUM);	53 ScratchRegs.resize(RegMIPS32::Reg_NUM);

54 #define X(val, encode, name, scratch, preserved, stackptr, frameptr, isInt, \	54 #define X(val, encode, name, scratch, preserved, stackptr, frameptr, isInt, \

55 isFP) \	55 isFP) \

56 IntegerRegisters[RegMIPS32::val] = isInt; \	56 IntegerRegisters[RegMIPS32::val] = isInt; \

57 FloatRegisters[RegMIPS32::val] = isFP; \	57 FloatRegisters[RegMIPS32::val] = isFP; \

58 VectorRegisters[RegMIPS32::val] = isFP; \	58 VectorRegisters[RegMIPS32::val] = isFP; \

	59 RegisterAliases[RegMIPS32::val].resize(RegMIPS32::Reg_NUM); \

	60 RegisterAliases[RegMIPS32::val].set(RegMIPS32::val); \

59 ScratchRegs[RegMIPS32::val] = scratch;	61 ScratchRegs[RegMIPS32::val] = scratch;

60 REGMIPS32_TABLE;	62 REGMIPS32_TABLE;

61 #undef X	63 #undef X

62 TypeToRegisterSet[IceType_void] = InvalidRegisters;	64 TypeToRegisterSet[IceType_void] = InvalidRegisters;

63 TypeToRegisterSet[IceType_i1] = IntegerRegisters;	65 TypeToRegisterSet[IceType_i1] = IntegerRegisters;

64 TypeToRegisterSet[IceType_i8] = IntegerRegisters;	66 TypeToRegisterSet[IceType_i8] = IntegerRegisters;

65 TypeToRegisterSet[IceType_i16] = IntegerRegisters;	67 TypeToRegisterSet[IceType_i16] = IntegerRegisters;

66 TypeToRegisterSet[IceType_i32] = IntegerRegisters;	68 TypeToRegisterSet[IceType_i32] = IntegerRegisters;

67 TypeToRegisterSet[IceType_i64] = IntegerRegisters;	69 TypeToRegisterSet[IceType_i64] = IntegerRegisters;

68 TypeToRegisterSet[IceType_f32] = FloatRegisters;	70 TypeToRegisterSet[IceType_f32] = FloatRegisters;

(...skipping 647 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
716 void TargetDataMIPS32::lowerJumpTables() {	718 void TargetDataMIPS32::lowerJumpTables() {

717 if (Ctx->getFlags().getDisableTranslation())	719 if (Ctx->getFlags().getDisableTranslation())

718 return;	720 return;

719 UnimplementedError(Ctx->getFlags());	721 UnimplementedError(Ctx->getFlags());

720 }	722 }

721	723

722 TargetHeaderMIPS32::TargetHeaderMIPS32(GlobalContext *Ctx)	724 TargetHeaderMIPS32::TargetHeaderMIPS32(GlobalContext *Ctx)

723 : TargetHeaderLowering(Ctx) {}	725 : TargetHeaderLowering(Ctx) {}

724	726

725 } // end of namespace Ice	727 } // end of namespace Ice

OLD	NEW