Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(358)

Side by Side Diff: src/IceRegAlloc.h

Issue 1319203005: Subzero. Changes the Register Allocator so that it is aware of register (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: make format Created 5 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | src/IceRegAlloc.cpp » ('j') | src/IceRegAlloc.cpp » ('J')
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceRegAlloc.h - Linear-scan reg. allocation --*- C++ -*-===// 1 //===- subzero/src/IceRegAlloc.h - Linear-scan reg. allocation --*- C++ -*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 90 matching lines...) Expand 10 before | Expand all | Expand 10 after
101 /// UnhandledPrecolored is a subset of Unhandled, specially collected for 101 /// UnhandledPrecolored is a subset of Unhandled, specially collected for
102 /// faster processing. 102 /// faster processing.
103 OrderedRanges UnhandledPrecolored; 103 OrderedRanges UnhandledPrecolored;
104 UnorderedRanges Active, Inactive, Handled; 104 UnorderedRanges Active, Inactive, Handled;
105 std::vector<InstNumberT> Kills; 105 std::vector<InstNumberT> Kills;
106 RegAllocKind Kind = RAK_Unknown; 106 RegAllocKind Kind = RAK_Unknown;
107 /// RegUses[I] is the number of live ranges (variables) that register I is 107 /// RegUses[I] is the number of live ranges (variables) that register I is
108 /// currently assigned to. It can be greater than 1 as a result of 108 /// currently assigned to. It can be greater than 1 as a result of
109 /// AllowOverlap inference. 109 /// AllowOverlap inference.
110 llvm::SmallVector<int32_t, REGS_SIZE> RegUses; 110 llvm::SmallVector<int32_t, REGS_SIZE> RegUses;
111 llvm::SmallVector<const llvm::SmallBitVector *, REGS_SIZE> RegAliases;
111 bool FindPreference = false; 112 bool FindPreference = false;
112 bool FindOverlap = false; 113 bool FindOverlap = false;
113 114
114 const bool Verbose; 115 const bool Verbose;
115 }; 116 };
116 117
117 } // end of namespace Ice 118 } // end of namespace Ice
118 119
119 #endif // SUBZERO_SRC_ICEREGALLOC_H 120 #endif // SUBZERO_SRC_ICEREGALLOC_H
OLDNEW
« no previous file with comments | « no previous file | src/IceRegAlloc.cpp » ('j') | src/IceRegAlloc.cpp » ('J')

Powered by Google App Engine
This is Rietveld 408576698