| OLD | NEW |
| 1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
| 2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
| 3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
| 4 | 4 |
| 5 #include "src/compiler/pipeline.h" | 5 #include "src/compiler/pipeline.h" |
| 6 | 6 |
| 7 #include <fstream> // NOLINT(readability/streams) | 7 #include <fstream> // NOLINT(readability/streams) |
| 8 #include <sstream> | 8 #include <sstream> |
| 9 | 9 |
| 10 #include "src/base/adapters.h" | 10 #include "src/base/adapters.h" |
| (...skipping 1342 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1353 if (FLAG_trace_turbo_graph) { | 1353 if (FLAG_trace_turbo_graph) { |
| 1354 OFStream os(stdout); | 1354 OFStream os(stdout); |
| 1355 PrintableInstructionSequence printable = {config, data->sequence()}; | 1355 PrintableInstructionSequence printable = {config, data->sequence()}; |
| 1356 os << "----- Instruction sequence before register allocation -----\n" | 1356 os << "----- Instruction sequence before register allocation -----\n" |
| 1357 << printable; | 1357 << printable; |
| 1358 } | 1358 } |
| 1359 if (verifier != nullptr) { | 1359 if (verifier != nullptr) { |
| 1360 CHECK(!data->register_allocation_data()->ExistsUseWithoutDefinition()); | 1360 CHECK(!data->register_allocation_data()->ExistsUseWithoutDefinition()); |
| 1361 } | 1361 } |
| 1362 | 1362 |
| 1363 Run<SplinterLiveRangesPhase>(); | 1363 if (FLAG_turbo_preprocess_ranges) { |
| 1364 Run<SplinterLiveRangesPhase>(); |
| 1365 } |
| 1364 | 1366 |
| 1365 // TODO(mtrofin): re-enable greedy once we have bots for range preprocessing. | 1367 // TODO(mtrofin): re-enable greedy once we have bots for range preprocessing. |
| 1366 Run<AllocateGeneralRegistersPhase<LinearScanAllocator>>(); | 1368 Run<AllocateGeneralRegistersPhase<LinearScanAllocator>>(); |
| 1367 Run<AllocateDoubleRegistersPhase<LinearScanAllocator>>(); | 1369 Run<AllocateDoubleRegistersPhase<LinearScanAllocator>>(); |
| 1368 | 1370 |
| 1369 Run<MergeSplintersPhase>(); | 1371 if (FLAG_turbo_preprocess_ranges) { |
| 1372 Run<MergeSplintersPhase>(); |
| 1373 } |
| 1370 | 1374 |
| 1371 if (FLAG_turbo_frame_elision) { | 1375 if (FLAG_turbo_frame_elision) { |
| 1372 Run<LocateSpillSlotsPhase>(); | 1376 Run<LocateSpillSlotsPhase>(); |
| 1373 Run<FrameElisionPhase>(); | 1377 Run<FrameElisionPhase>(); |
| 1374 } | 1378 } |
| 1375 | 1379 |
| 1376 Run<AssignSpillSlotsPhase>(); | 1380 Run<AssignSpillSlotsPhase>(); |
| 1377 | 1381 |
| 1378 Run<CommitAssignmentPhase>(); | 1382 Run<CommitAssignmentPhase>(); |
| 1379 Run<PopulateReferenceMapsPhase>(); | 1383 Run<PopulateReferenceMapsPhase>(); |
| (...skipping 20 matching lines...) Expand all Loading... |
| 1400 tcf << AsC1VRegisterAllocationData("CodeGen", | 1404 tcf << AsC1VRegisterAllocationData("CodeGen", |
| 1401 data->register_allocation_data()); | 1405 data->register_allocation_data()); |
| 1402 } | 1406 } |
| 1403 | 1407 |
| 1404 data->DeleteRegisterAllocationZone(); | 1408 data->DeleteRegisterAllocationZone(); |
| 1405 } | 1409 } |
| 1406 | 1410 |
| 1407 } // namespace compiler | 1411 } // namespace compiler |
| 1408 } // namespace internal | 1412 } // namespace internal |
| 1409 } // namespace v8 | 1413 } // namespace v8 |
| OLD | NEW |