tests_lit/llvm2ice_tests/nacl-atomic-errors.ll - Issue 1284493003: Subzero: Misc fixes/cleanup.

Side by Side Diff

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Side by Side Diff: tests_lit/llvm2ice_tests/nacl-atomic-errors.ll

Issue 1284493003: Subzero: Misc fixes/cleanup. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master

Patch Set: Created 5 years, 4 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

« no previous file with comments | « src/IceTargetLoweringX86BaseImpl.h ('k') | tests_lit/llvm2ice_tests/reorder-basic-blocks.ll » ('j') | no next file with comments »

OLD	NEW
1 ; Test that some errors trigger when the usage of NaCl atomic	1 ; Test that some errors trigger when the usage of NaCl atomic

2 ; intrinsics does not match the required ABI.	2 ; intrinsics does not match the required ABI.

	3 ; REQUIRES: allow_dump

3	4

4 ; RUN: %p2i -i %s --args --verbose none --exit-success -threads=0 2>&1 \	5 ; RUN: %p2i -i %s --args --verbose none --exit-success -threads=0 2>&1 \

5 ; RUN: \| FileCheck %s	6 ; RUN: \| FileCheck %s

6	7

7 declare i8 @llvm.nacl.atomic.load.i8(i8*, i32)	8 declare i8 @llvm.nacl.atomic.load.i8(i8*, i32)

8 declare i16 @llvm.nacl.atomic.load.i16(i16*, i32)	9 declare i16 @llvm.nacl.atomic.load.i16(i16*, i32)

9 declare i64 @llvm.nacl.atomic.load.i64(i64*, i32)	10 declare i64 @llvm.nacl.atomic.load.i64(i64*, i32)

10 declare void @llvm.nacl.atomic.store.i32(i32, i32*, i32)	11 declare void @llvm.nacl.atomic.store.i32(i32, i32*, i32)

11 declare void @llvm.nacl.atomic.store.i64(i64, i64*, i32)	12 declare void @llvm.nacl.atomic.store.i64(i64, i64*, i32)

12 declare i8 @llvm.nacl.atomic.rmw.i8(i32, i8*, i8, i32)	13 declare i8 @llvm.nacl.atomic.rmw.i8(i32, i8*, i8, i32)

(...skipping 205 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
218 ret i32 %old	219 ret i32 %old

219 }	220 }

220 ; CHECK: Unexpected memory ordering for AtomicCmpxchg	221 ; CHECK: Unexpected memory ordering for AtomicCmpxchg

221	222

222 define void @error_atomic_fence_nonconst(i32 %v) {	223 define void @error_atomic_fence_nonconst(i32 %v) {

223 entry:	224 entry:

224 call void @llvm.nacl.atomic.fence(i32 %v)	225 call void @llvm.nacl.atomic.fence(i32 %v)

225 ret void	226 ret void

226 }	227 }

227 ; CHECK: Unexpected memory ordering for AtomicFence	228 ; CHECK: Unexpected memory ordering for AtomicFence

OLD	NEW