| Index: src/arm64/assembler-arm64.cc
 | 
| diff --git a/src/arm64/assembler-arm64.cc b/src/arm64/assembler-arm64.cc
 | 
| index af4eb99527888b1ce76dfbd82fb71c4bf63cd2e3..1cd0e8eb43a06333b4a53d18727e80653ea05d0d 100644
 | 
| --- a/src/arm64/assembler-arm64.cc
 | 
| +++ b/src/arm64/assembler-arm64.cc
 | 
| @@ -1627,37 +1627,6 @@ void Assembler::LoadStorePair(const CPURegister& rt,
 | 
|  }
 | 
|  
 | 
|  
 | 
| -void Assembler::ldnp(const CPURegister& rt,
 | 
| -                     const CPURegister& rt2,
 | 
| -                     const MemOperand& src) {
 | 
| -  LoadStorePairNonTemporal(rt, rt2, src,
 | 
| -                           LoadPairNonTemporalOpFor(rt, rt2));
 | 
| -}
 | 
| -
 | 
| -
 | 
| -void Assembler::stnp(const CPURegister& rt,
 | 
| -                     const CPURegister& rt2,
 | 
| -                     const MemOperand& dst) {
 | 
| -  LoadStorePairNonTemporal(rt, rt2, dst,
 | 
| -                           StorePairNonTemporalOpFor(rt, rt2));
 | 
| -}
 | 
| -
 | 
| -
 | 
| -void Assembler::LoadStorePairNonTemporal(const CPURegister& rt,
 | 
| -                                         const CPURegister& rt2,
 | 
| -                                         const MemOperand& addr,
 | 
| -                                         LoadStorePairNonTemporalOp op) {
 | 
| -  DCHECK(!rt.Is(rt2));
 | 
| -  DCHECK(AreSameSizeAndType(rt, rt2));
 | 
| -  DCHECK(addr.IsImmediateOffset());
 | 
| -  LSDataSize size = CalcLSPairDataSize(
 | 
| -    static_cast<LoadStorePairOp>(op & LoadStorePairMask));
 | 
| -  DCHECK(IsImmLSPair(addr.offset(), size));
 | 
| -  int offset = static_cast<int>(addr.offset());
 | 
| -  Emit(op | Rt(rt) | Rt2(rt2) | RnSP(addr.base()) | ImmLSPair(offset, size));
 | 
| -}
 | 
| -
 | 
| -
 | 
|  // Memory instructions.
 | 
|  void Assembler::ldrb(const Register& rt, const MemOperand& src) {
 | 
|    LoadStore(rt, src, LDRB_w);
 | 
| 
 |