| OLD | NEW |
| 1 /* Simulator for Analog Devices Blackfin processors. | 1 /* Simulator for Analog Devices Blackfin processors. |
| 2 | 2 |
| 3 Copyright (C) 2005-2012 Free Software Foundation, Inc. | 3 Copyright (C) 2005-2013 Free Software Foundation, Inc. |
| 4 Contributed by Analog Devices, Inc. | 4 Contributed by Analog Devices, Inc. |
| 5 | 5 |
| 6 This file is part of simulators. | 6 This file is part of simulators. |
| 7 | 7 |
| 8 This program is free software; you can redistribute it and/or modify | 8 This program is free software; you can redistribute it and/or modify |
| 9 it under the terms of the GNU General Public License as published by | 9 it under the terms of the GNU General Public License as published by |
| 10 the Free Software Foundation; either version 3 of the License, or | 10 the Free Software Foundation; either version 3 of the License, or |
| 11 (at your option) any later version. | 11 (at your option) any later version. |
| 12 | 12 |
| 13 This program is distributed in the hope that it will be useful, | 13 This program is distributed in the hope that it will be useful, |
| (...skipping 82 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 96 #define BFIN_MMR_RTC_SIZE (4 * 6) | 96 #define BFIN_MMR_RTC_SIZE (4 * 6) |
| 97 #define BFIN_MMR_SIC_BASE 0xFFC00100 | 97 #define BFIN_MMR_SIC_BASE 0xFFC00100 |
| 98 #define BFIN_MMR_SIC_SIZE 0x100 | 98 #define BFIN_MMR_SIC_SIZE 0x100 |
| 99 #define BFIN_MMR_SPI_SIZE (4 * 7) | 99 #define BFIN_MMR_SPI_SIZE (4 * 7) |
| 100 #define BFIN_MMR_TWI_SIZE 0x90 | 100 #define BFIN_MMR_TWI_SIZE 0x90 |
| 101 #define BFIN_MMR_WDOG_SIZE (4 * 3) | 101 #define BFIN_MMR_WDOG_SIZE (4 * 3) |
| 102 #define BFIN_MMR_UART_SIZE 0x30 | 102 #define BFIN_MMR_UART_SIZE 0x30 |
| 103 #define BFIN_MMR_UART2_SIZE 0x30 | 103 #define BFIN_MMR_UART2_SIZE 0x30 |
| 104 | 104 |
| 105 #endif | 105 #endif |
| OLD | NEW |