Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(165)

Side by Side Diff: src/IceTargetLoweringMIPS32.cpp

Issue 1241763002: ARM: Add a postRA pass to legalize stack offsets. Greedy approach (reserve IP). (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: review Created 5 years, 4 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLoweringARM32.cpp ('k') | src/IceTargetLoweringX86BaseImpl.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===// 1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 237 matching lines...) Expand 10 before | Expand all | Expand 10 after
248 // live upon function entry. 248 // live upon function entry.
249 if (RegNum == RegMIPS32::Reg_SP) { 249 if (RegNum == RegMIPS32::Reg_SP) {
250 Func->addImplicitArg(Reg); 250 Func->addImplicitArg(Reg);
251 Reg->setIgnoreLiveness(); 251 Reg->setIgnoreLiveness();
252 } 252 }
253 } 253 }
254 return Reg; 254 return Reg;
255 } 255 }
256 256
257 void TargetMIPS32::emitVariable(const Variable *Var) const { 257 void TargetMIPS32::emitVariable(const Variable *Var) const {
258 if (!BuildDefs::dump())
259 return;
258 Ostream &Str = Ctx->getStrEmit(); 260 Ostream &Str = Ctx->getStrEmit();
259 (void)Var; 261 (void)Var;
260 (void)Str; 262 (void)Str;
261 UnimplementedError(Func->getContext()->getFlags()); 263 UnimplementedError(Func->getContext()->getFlags());
262 } 264 }
263 265
264 void TargetMIPS32::lowerArguments() { 266 void TargetMIPS32::lowerArguments() {
265 VarList &Args = Func->getArgs(); 267 VarList &Args = Func->getArgs();
266 if (Args.size() > 0) 268 if (Args.size() > 0)
267 UnimplementedError(Func->getContext()->getFlags()); 269 UnimplementedError(Func->getContext()->getFlags());
(...skipping 441 matching lines...) Expand 10 before | Expand all | Expand 10 after
709 void TargetDataMIPS32::lowerConstants() { 711 void TargetDataMIPS32::lowerConstants() {
710 if (Ctx->getFlags().getDisableTranslation()) 712 if (Ctx->getFlags().getDisableTranslation())
711 return; 713 return;
712 UnimplementedError(Ctx->getFlags()); 714 UnimplementedError(Ctx->getFlags());
713 } 715 }
714 716
715 TargetHeaderMIPS32::TargetHeaderMIPS32(GlobalContext *Ctx) 717 TargetHeaderMIPS32::TargetHeaderMIPS32(GlobalContext *Ctx)
716 : TargetHeaderLowering(Ctx) {} 718 : TargetHeaderLowering(Ctx) {}
717 719
718 } // end of namespace Ice 720 } // end of namespace Ice
OLDNEW
« no previous file with comments | « src/IceTargetLoweringARM32.cpp ('k') | src/IceTargetLoweringX86BaseImpl.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698