Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(67)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: src/trusted/validator_ragel/instruction_definitions/xmm_instructions.def

Issue 1234393005: A mechanism to identify/forbid/"rewrite" non-temporal instructions (and other) (Closed) Base URL: https://chromium.googlesource.com/native_client/src/native_client.git@master
Patch Set: Fixing nits Created 5 years, 4 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« src/trusted/validator_ragel/dfa_validate_common.c ('K') | « src/trusted/validator_ragel/instruction_definitions/mmx_instructions.def ('k') | src/trusted/validator_ragel/nacl_unsupported_proof.py » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 # Copyright (c) 2011 The Native Client Authors. All rights reserved. 1 # Copyright (c) 2011 The Native Client Authors. All rights reserved.
2 # Use of this source code is governed by a BSD-style license that can be 2 # Use of this source code is governed by a BSD-style license that can be
3 # found in the LICENSE file. 3 # found in the LICENSE file.
4 ################################################################################ 4 ################################################################################
5 # This file describes instructions from AMD64 Architecture Programmer's Manual 5 # This file describes instructions from AMD64 Architecture Programmer's Manual
6 # Volume 4: 128-Bit and 256-Bit Media Instructions 6 # Volume 4: 128-Bit and 256-Bit Media Instructions
7 ################################################################################ 7 ################################################################################
8 # File format: see def_format.py 8 # File format: see def_format.py
9 ######## ADDPD/VADDPD ########################################################## 9 ######## ADDPD/VADDPD ##########################################################
10 addpd Wpd Vpd, 0x66 0x0f 0x58, CPUFeature_SSE2 10 addpd Wpd Vpd, 0x66 0x0f 0x58, CPUFeature_SSE2
(...skipping 591 matching lines...) Expand 10 before | Expand all | Expand 10 after
602 ######## MOVMSKPS/VMOVMSKPS #################################################### 602 ######## MOVMSKPS/VMOVMSKPS ####################################################
603 # Textbook definition of "movmskps" as per AMD/Intel manuals looks like this: 603 # Textbook definition of "movmskps" as per AMD/Intel manuals looks like this:
604 # movmskps Upd Gd, 0x0f 0x50, CPUFeature_SSE2 604 # movmskps Upd Gd, 0x0f 0x50, CPUFeature_SSE2
605 # GNU as accepts this description, but objdump decodes last operand as "Gy". 605 # GNU as accepts this description, but objdump decodes last operand as "Gy".
606 # Technically it makes no difference: "movmskps" clears everything except least 606 # Technically it makes no difference: "movmskps" clears everything except least
607 # significant four bits and this operation produces precisely idential output 607 # significant four bits and this operation produces precisely idential output
608 # for "Gy" and "Gd" operands. We'll use objdump's description. 608 # for "Gy" and "Gd" operands. We'll use objdump's description.
609 movmskps Ups Gy, 0x0f 0x50, CPUFeature_SSE 609 movmskps Ups Gy, 0x0f 0x50, CPUFeature_SSE
610 vmovmskps Upsx Gd, 0xc4 RXB.00001 x.1111.L.00 0x50, CPUFeature_AVX 610 vmovmskps Upsx Gd, 0xc4 RXB.00001 x.1111.L.00 0x50, CPUFeature_AVX
611 ######## MOVNTDQ/VMOVNTDQ ###################################################### 611 ######## MOVNTDQ/VMOVNTDQ ######################################################
612 movntdq Vdq Mdq, 0x66 0x0f 0xe7, CPUFeature_SSE2 612 movntdq Vdq Mdq, 0x66 0x0f 0xe7, CPUFeature_SSE2 nacl-unsupported
613 vmovntdq Vo Mo, 0xc4 RXB.00001 x.1111.0.01 0xe7, CPUFeature_AVX 613 vmovntdq Vo Mo, 0xc4 RXB.00001 x.1111.0.01 0xe7,
614 vmovntdq Vdo Mdo, 0xc4 RXB.00001 x.1111.1.01 0xe7, CPUFeature_AVX 614 CPUFeature_AVX nacl-unsupported
615 vmovntdq Vdo Mdo, 0xc4 RXB.00001 x.1111.1.01 0xe7,
616 CPUFeature_AVX nacl-unsupported
615 ######## MOVNTDQA/VMOVNTDQA #################################################### 617 ######## MOVNTDQA/VMOVNTDQA ####################################################
616 movntdqa Mo Vo, 0x66 0x0f 0x38 0x2a, CPUFeature_SSE41 618 movntdqa Mo Vo, 0x66 0x0f 0x38 0x2a, CPUFeature_SSE41 nacl-unsupported
617 vmovntdqa Mo Vo, 0xc4 RXB.00010 x.1111.0.01 0x2a, CPUFeature_AVX 619 vmovntdqa Mo Vo, 0xc4 RXB.00010 x.1111.0.01 0x2a,
618 vmovntdqa Mdo Vdo, 0xc4 RXB.00010 x.1111.1.01 0x2a, CPUFeature_AVX2 620 CPUFeature_AVX nacl-unsupported
621 vmovntdqa Mdo Vdo, 0xc4 RXB.00010 x.1111.1.01 0x2a,
622 CPUFeature_AVX2 nacl-unsupported
619 ######## MOVNTPD/VMOVNTPD ###################################################### 623 ######## MOVNTPD/VMOVNTPD ######################################################
620 movntpd Vpd Mpd, 0x66 0x0f 0x2b, CPUFeature_SSE2 624 movntpd Vpd Mpd, 0x66 0x0f 0x2b, CPUFeature_SSE2 nacl-unsupported
621 vmovntpd Vpdx Mpdx, 0xc4 RXB.00001 x.1111.L.01 0x2b, CPUFeature_AVX 625 vmovntpd Vpdx Mpdx, 0xc4 RXB.00001 x.1111.L.01 0x2b,
626 CPUFeature_AVX nacl-unsupported
622 ######## MOVNTPS/VMOVNTPS ###################################################### 627 ######## MOVNTPS/VMOVNTPS ######################################################
623 movntps Vps Mps, 0x0f 0x2b, CPUFeature_SSE 628 movntps Vps Mps, 0x0f 0x2b, CPUFeature_SSE nacl-unsupported
624 vmovntps Vpsx Mpsx, 0xc4 RXB.00001 x.1111.L.00 0x2b, CPUFeature_AVX 629 vmovntps Vpsx Mpsx, 0xc4 RXB.00001 x.1111.L.00 0x2b,
630 CPUFeature_AVX nacl-unsupported
625 ######## MOVNTSD ############################################################### 631 ######## MOVNTSD ###############################################################
626 movntsd Vsd Mq, 0xf2 0x0f 0x2b, CPUFeature_SSE4A 632 movntsd Vsd Mq, 0xf2 0x0f 0x2b, CPUFeature_SSE4A nacl-unsupported
627 ######## MOVNTSS ############################################################### 633 ######## MOVNTSS ###############################################################
628 movntss Vss Md, 0xf3 0x0f 0x2b, CPUFeature_SSE4A 634 movntss Vss Md, 0xf3 0x0f 0x2b, CPUFeature_SSE4A nacl-unsupported
629 ######## MOVQ/VMOVQ ############################################################ 635 ######## MOVQ/VMOVQ ############################################################
630 movq Wq Vq, 0xf3 0x0f 0x7e, CPUFeature_SSE2 636 movq Wq Vq, 0xf3 0x0f 0x7e, CPUFeature_SSE2
631 movq Vq Wq, 0x66 0x0f 0xd6, CPUFeature_SSE2 637 movq Vq Wq, 0x66 0x0f 0xd6, CPUFeature_SSE2
632 vmovq Mq Vo, 0xc4 RXB.00001 x.1111.0.10 0x7e, CPUFeature_AVX 638 vmovq Mq Vo, 0xc4 RXB.00001 x.1111.0.10 0x7e, CPUFeature_AVX
633 vmovq Uq Vo, 0xc4 RXB.00001 x.1111.0.10 0x7e, CPUFeature_AVX 639 vmovq Uq Vo, 0xc4 RXB.00001 x.1111.0.10 0x7e, CPUFeature_AVX
634 vmovq Vq Wq, 0xc4 RXB.00001 x.1111.0.01 0xd6, CPUFeature_AVX 640 vmovq Vq Wq, 0xc4 RXB.00001 x.1111.0.01 0xd6, CPUFeature_AVX
635 ######## MOVSD/VMOVSD ########################################################## 641 ######## MOVSD/VMOVSD ##########################################################
636 movsd Wsd Vsd, 0xf2 0x0f 0x10, CPUFeature_SSE2 642 movsd Wsd Vsd, 0xf2 0x0f 0x10, CPUFeature_SSE2
637 movsd Vsd Wsd, 0xf2 0x0f 0x11, CPUFeature_SSE2 643 movsd Vsd Wsd, 0xf2 0x0f 0x11, CPUFeature_SSE2
638 vmovsd Mq Vsd, 0xc4 RXB.00001 x.1111.0.11 0x10, CPUFeature_AVX 644 vmovsd Mq Vsd, 0xc4 RXB.00001 x.1111.0.11 0x10, CPUFeature_AVX
(...skipping 1040 matching lines...) Expand 10 before | Expand all | Expand 10 after
1679 xrstor64 Msx, rexw 0x0f 0xae /5, amd64 CPUFeature_FXSR 1685 xrstor64 Msx, rexw 0x0f 0xae /5, amd64 CPUFeature_FXSR
1680 ######## XSAVE ################################################################# 1686 ######## XSAVE #################################################################
1681 xsave Msx, 0x0f 0xae /4, norexw CPUFeature_FXSR 1687 xsave Msx, 0x0f 0xae /4, norexw CPUFeature_FXSR
1682 xsave64 Msx, rexw 0x0f 0xae /4, amd64 CPUFeature_FXSR 1688 xsave64 Msx, rexw 0x0f 0xae /4, amd64 CPUFeature_FXSR
1683 ######## XSAVEOPT ############################################################## 1689 ######## XSAVEOPT ##############################################################
1684 xsaveopt Msx, 0x0f 0xae /6, norexw CPUFeature_FXSR 1690 xsaveopt Msx, 0x0f 0xae /6, norexw CPUFeature_FXSR
1685 xsaveopt64 Msx, rexw 0x0f 0xae /6, amd64 CPUFeature_FXSR 1691 xsaveopt64 Msx, rexw 0x0f 0xae /6, amd64 CPUFeature_FXSR
1686 ######## XSETBV ################################################################ 1692 ######## XSETBV ################################################################
1687 xsetbv, 0x0f 0x01 0xd1, CPUFeature_FXSR nacl-forbidden 1693 xsetbv, 0x0f 0x01 0xd1, CPUFeature_FXSR nacl-forbidden
1688 ################################################################################ 1694 ################################################################################
OLDNEW
« src/trusted/validator_ragel/dfa_validate_common.c ('K') | « src/trusted/validator_ragel/instruction_definitions/mmx_instructions.def ('k') | src/trusted/validator_ragel/nacl_unsupported_proof.py » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698