Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(760)

Unified Diff: runtime/vm/constants_mips.h

Issue 12335102: Compile and simulate first dart function on arm generated from ast. (Closed) Base URL: http://dart.googlecode.com/svn/branches/bleeding_edge/dart/
Patch Set: Created 7 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « runtime/vm/constants_ia32.h ('k') | runtime/vm/constants_x64.h » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: runtime/vm/constants_mips.h
===================================================================
--- runtime/vm/constants_mips.h (revision 19151)
+++ runtime/vm/constants_mips.h (working copy)
@@ -10,6 +10,7 @@
enum Register {
ZR = 0,
AT = 1,
+ kFirstFreeCpuRegister = 2,
V0 = 2,
V1 = 3,
A0 = 4,
@@ -34,6 +35,7 @@
S7 = 23,
T8 = 24,
T9 = 25,
+ kLastFreeCpuRegister = 25,
K0 = 26,
K1 = 27,
GP = 28,
@@ -91,10 +93,11 @@
// Register aliases.
-const Register TMP = AT;
-const Register CTX = S7; // Caches current context in generated code.
-const Register SPREG = SP;
-const Register FPREG = FP;
+const Register TMP = AT; // Used as scratch register by assembler.
+const Register CTX = S6; // Caches current context in generated code.
+const Register PP = S7; // Caches object pool pointer in generated code.
+const Register SPREG = SP; // Stack pointer register.
+const Register FPREG = FP; // Frame pointer register.
// Values for the condition field. // UNIMPLEMENTED.
« no previous file with comments | « runtime/vm/constants_ia32.h ('k') | runtime/vm/constants_x64.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698