| Index: third_party/openmax_dl/dl/sp/src/armSP_FFT_CToC_SC16_Radix2_ls_unsafe_s.S
|
| diff --git a/third_party/openmax_dl/dl/sp/src/armSP_FFT_CToC_SC16_Radix2_ls_unsafe_s.S b/third_party/openmax_dl/dl/sp/src/armSP_FFT_CToC_SC16_Radix2_ls_unsafe_s.S
|
| new file mode 100644
|
| index 0000000000000000000000000000000000000000..9f7b531d3006c4281e81f5a039c91d42f36b6c18
|
| --- /dev/null
|
| +++ b/third_party/openmax_dl/dl/sp/src/armSP_FFT_CToC_SC16_Radix2_ls_unsafe_s.S
|
| @@ -0,0 +1,210 @@
|
| +@//
|
| +@// Copyright (c) 2013 The WebRTC project authors. All Rights Reserved.
|
| +@//
|
| +@// Use of this source code is governed by a BSD-style license
|
| +@// that can be found in the LICENSE file in the root of the source
|
| +@// tree. An additional intellectual property rights grant can be found
|
| +@// in the file PATENTS. All contributing project authors may
|
| +@// be found in the AUTHORS file in the root of the source tree.
|
| +@//
|
| +@// This file was originally licensed as follows. It has been
|
| +@// relicensed with permission from the copyright holders.
|
| +
|
| +@//
|
| +@//
|
| +@// File Name: armSP_FFT_CToC_SC16_Radix2_ls_unsafe_s.s
|
| +@// OpenMAX DL: v1.0.2
|
| +@// Last Modified Revision: 6741
|
| +@// Last Modified Date: Wed, 18 Jul 2007
|
| +@//
|
| +@// (c) Copyright 2007-2008 ARM Limited. All Rights Reserved.
|
| +@//
|
| +@//
|
| +@//
|
| +@// Description:
|
| +@// Compute a Radix 2 FFT stage for a N point complex signal
|
| +@//
|
| +@//
|
| +
|
| +
|
| +@// Include standard headers
|
| +
|
| +#include "dl/api/armCOMM_s.h"
|
| +#include "dl/api/omxtypes_s.h"
|
| +
|
| +
|
| +@// Import symbols required from other files
|
| +@// (For example tables)
|
| +
|
| +
|
| +
|
| +
|
| +@// Set debugging level
|
| +@//DEBUG_ON SETL {TRUE}
|
| +
|
| +
|
| +@// Guarding implementation by the processor name
|
| +
|
| +
|
| +
|
| +
|
| +
|
| +
|
| +
|
| +@// Guarding implementation by the processor name
|
| +
|
| +
|
| +@//Input Registers
|
| +
|
| +#define pSrc r0
|
| +#define pDst r2
|
| +#define pTwiddle r1
|
| +#define subFFTNum r6
|
| +#define subFFTSize r7
|
| +
|
| +
|
| +@//Output Registers
|
| +
|
| +
|
| +@//Local Scratch Registers
|
| +
|
| +
|
| +#define outPointStep r3
|
| +#define grpCount r4
|
| +#define dstStep r5
|
| +#define pTmp r4
|
| +#define step r8
|
| +
|
| +@// Neon Registers
|
| +
|
| +#define dWr D0.S16
|
| +#define dWi D1.S16
|
| +#define dXr0 D2.S16
|
| +#define dXi0 D3.S16
|
| +#define dXr1 D4.S16
|
| +#define dXi1 D5.S16
|
| +#define dYr0 D6.S16
|
| +#define dYi0 D7.S16
|
| +#define dYr1 D8.S16
|
| +#define dYi1 D9.S16
|
| +#define qT0 Q5.S32
|
| +#define qT1 Q6.S32
|
| +
|
| +
|
| + .MACRO FFTSTAGE scaled, inverse, name
|
| +
|
| +
|
| + MOV outPointStep,subFFTSize,LSL #2
|
| + @// Update grpCount and grpSize rightaway
|
| +
|
| + MOV subFFTNum,#1 @//after the last stage
|
| + LSL grpCount,subFFTSize,#1
|
| +
|
| + @// update subFFTSize for the next stage
|
| + MOV subFFTSize,grpCount
|
| +
|
| + SUB step,outPointStep,#4 @// step = -4+outPointStep
|
| + RSB dstStep,step,#0 @// dstStep = -4-outPointStep+8 = -step
|
| + @//RSB dstStep,outPointStep,#16
|
| +
|
| +
|
| + @// Loop on 2 grps at a time for the last stage
|
| +
|
| +grpLoop\name:
|
| + VLD2 {dWr[0],dWi[0]},[pTwiddle]! @// grp 0
|
| + VLD2 {dWr[1],dWi[1]},[pTwiddle]! @// grp 1
|
| +
|
| + @//VLD2 {dWr,dWi},[pTwiddle],#16
|
| +
|
| + VLD4 {dXr0[0],dXi0[0],dXr1[0],dXi1[0]},[pSrc]! @// grp 0
|
| + VLD4 {dXr0[1],dXi0[1],dXr1[1],dXi1[1]},[pSrc]! @// grp 1
|
| +
|
| +
|
| + @//VLD4 {dXr0,dXi0,dXr1,dXi1},[pSrc],#32
|
| + SUBS grpCount,grpCount,#4 @// grpCount is multiplied by 2
|
| +
|
| + .ifeqs "\inverse", "TRUE"
|
| + VMULL qT0,dXr1,dWr
|
| + VMLAL qT0,dXi1,dWi @// real part
|
| + VMULL qT1,dXi1,dWr
|
| + VMLSL qT1,dXr1,dWi @// imag part
|
| +
|
| + .ELSE
|
| + VMULL qT0,dXr1,dWr
|
| + VMLSL qT0,dXi1,dWi @// real part
|
| + VMULL qT1,dXi1,dWr
|
| + VMLAL qT1,dXr1,dWi @// imag part
|
| +
|
| + .ENDIF
|
| +
|
| + VRSHRN dXr1,qT0,#15
|
| + VRSHRN dXi1,qT1,#15
|
| +
|
| +
|
| + .ifeqs "\scaled", "TRUE"
|
| +
|
| + VHSUB dYr0,dXr0,dXr1
|
| + VHSUB dYi0,dXi0,dXi1
|
| + VHADD dYr1,dXr0,dXr1
|
| + VHADD dYi1,dXi0,dXi1
|
| +
|
| + .ELSE
|
| +
|
| + VSUB dYr0,dXr0,dXr1
|
| + VSUB dYi0,dXi0,dXi1
|
| + VADD dYr1,dXr0,dXr1
|
| + VADD dYi1,dXi0,dXi1
|
| +
|
| +
|
| + .ENDIF
|
| +
|
| + VST2 {dYr0[0],dYi0[0]},[pDst]!
|
| + VST2 {dYr0[1],dYi0[1]},[pDst],step @// step = -4+outPointStep
|
| +
|
| + VST2 {dYr1[0],dYi1[0]},[pDst]!
|
| + VST2 {dYr1[1],dYi1[1]},[pDst],dstStep @// dstStep = -4-outPointStep+8 = -step
|
| +
|
| + @//VST2 {dYr0,dYi0},[pDst],outPointStep
|
| + @//VST2 {dYr1,dYi1},[pDst],dstStep @// dstStep = step = -outPointStep + 16
|
| +
|
| + BGT grpLoop\name
|
| +
|
| +
|
| + @// Reset and Swap pSrc and pDst for the next stage
|
| + MOV pTmp,pDst
|
| + SUB pDst,pSrc,outPointStep,LSL #1 @// pDst -= 2*size; pSrc -= 4*size bytes
|
| + SUB pSrc,pTmp,outPointStep
|
| +
|
| + @// Reset pTwiddle for the next stage
|
| + SUB pTwiddle,pTwiddle,outPointStep @// pTwiddle -= 2*size bytes
|
| +
|
| + .endm
|
| +
|
| +
|
| +
|
| + M_START armSP_FFTFwd_CToC_SC16_Radix2_ls_OutOfPlace_unsafe,r4
|
| + FFTSTAGE "FALSE","FALSE",FWD
|
| + M_END
|
| +
|
| +
|
| +
|
| + M_START armSP_FFTInv_CToC_SC16_Radix2_ls_OutOfPlace_unsafe,r4
|
| + FFTSTAGE "FALSE","TRUE",INV
|
| + M_END
|
| +
|
| +
|
| +
|
| + M_START armSP_FFTFwd_CToC_SC16_Sfs_Radix2_ls_OutOfPlace_unsafe,r4
|
| + FFTSTAGE "TRUE","FALSE",FWDSFS
|
| + M_END
|
| +
|
| +
|
| +
|
| + M_START armSP_FFTInv_CToC_SC16_Sfs_Radix2_ls_OutOfPlace_unsafe,r4
|
| + FFTSTAGE "TRUE","TRUE",INVSFS
|
| + M_END
|
| +
|
| +
|
| +
|
| +
|
| + .END
|
|
|