Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(71)

Side by Side Diff: test/cctest/test-disasm-mips.cc

Issue 1221663006: MIPS: disabling rsqrt and recip for mips32r1 (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Created 5 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « test/cctest/test-assembler-mips.cc ('k') | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 648 matching lines...) Expand 10 before | Expand all | Expand 10 after
659 659
660 COMPARE(sqrt_s(f8, f6), "46003204 sqrt.s f8, f6"); 660 COMPARE(sqrt_s(f8, f6), "46003204 sqrt.s f8, f6");
661 COMPARE(sqrt_d(f8, f6), "46203204 sqrt.d f8, f6"); 661 COMPARE(sqrt_d(f8, f6), "46203204 sqrt.d f8, f6");
662 662
663 COMPARE(neg_s(f8, f6), "46003207 neg.s f8, f6"); 663 COMPARE(neg_s(f8, f6), "46003207 neg.s f8, f6");
664 COMPARE(neg_d(f8, f6), "46203207 neg.d f8, f6"); 664 COMPARE(neg_d(f8, f6), "46203207 neg.d f8, f6");
665 665
666 COMPARE(mul_s(f8, f6, f4), "46043202 mul.s f8, f6, f4"); 666 COMPARE(mul_s(f8, f6, f4), "46043202 mul.s f8, f6, f4");
667 COMPARE(mul_d(f8, f6, f4), "46243202 mul.d f8, f6, f4"); 667 COMPARE(mul_d(f8, f6, f4), "46243202 mul.d f8, f6, f4");
668 668
669 COMPARE(rsqrt_s(f8, f6), "46003216 rsqrt.s f8, f6"); 669 if (IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) {
670 COMPARE(rsqrt_d(f8, f6), "46203216 rsqrt.d f8, f6"); 670 COMPARE(rsqrt_s(f8, f6), "46003216 rsqrt.s f8, f6");
671 COMPARE(rsqrt_d(f8, f6), "46203216 rsqrt.d f8, f6");
671 672
672 COMPARE(recip_s(f8, f6), "46003215 recip.s f8, f6"); 673 COMPARE(recip_s(f8, f6), "46003215 recip.s f8, f6");
673 COMPARE(recip_d(f8, f6), "46203215 recip.d f8, f6"); 674 COMPARE(recip_d(f8, f6), "46203215 recip.d f8, f6");
675 }
674 676
675 COMPARE(mov_s(f6, f4), "46002186 mov.s f6, f4"); 677 COMPARE(mov_s(f6, f4), "46002186 mov.s f6, f4");
676 COMPARE(mov_d(f6, f4), "46202186 mov.d f6, f4"); 678 COMPARE(mov_d(f6, f4), "46202186 mov.d f6, f4");
677 679
678 if (IsMipsArchVariant(kMips32r2)) { 680 if (IsMipsArchVariant(kMips32r2)) {
679 COMPARE(trunc_l_d(f8, f6), "46203209 trunc.l.d f8, f6"); 681 COMPARE(trunc_l_d(f8, f6), "46203209 trunc.l.d f8, f6");
680 COMPARE(trunc_l_s(f8, f6), "46003209 trunc.l.s f8, f6"); 682 COMPARE(trunc_l_s(f8, f6), "46003209 trunc.l.s f8, f6");
681 683
682 COMPARE(movz_s(f6, f4, t0), "46082192 movz.s f6, f4, t0"); 684 COMPARE(movz_s(f6, f4, t0), "46082192 movz.s f6, f4, t0");
683 COMPARE(movz_d(f6, f4, t0), "46282192 movz.d f6, f4, t0"); 685 COMPARE(movz_d(f6, f4, t0), "46282192 movz.d f6, f4, t0");
(...skipping 115 matching lines...) Expand 10 before | Expand all | Expand 10 after
799 COMPARE(cvt_s_w(f22, f24), "4680c5a0 cvt.s.w f22, f24"); 801 COMPARE(cvt_s_w(f22, f24), "4680c5a0 cvt.s.w f22, f24");
800 if (IsMipsArchVariant(kMips32r6) || IsMipsArchVariant(kMips32r2)) { 802 if (IsMipsArchVariant(kMips32r6) || IsMipsArchVariant(kMips32r2)) {
801 COMPARE(cvt_s_l(f22, f24), "46a0c5a0 cvt.s.l f22, f24"); 803 COMPARE(cvt_s_l(f22, f24), "46a0c5a0 cvt.s.l f22, f24");
802 } 804 }
803 805
804 COMPARE(cvt_s_d(f22, f24), "4620c5a0 cvt.s.d f22, f24"); 806 COMPARE(cvt_s_d(f22, f24), "4620c5a0 cvt.s.d f22, f24");
805 COMPARE(cvt_s_w(f22, f24), "4680c5a0 cvt.s.w f22, f24"); 807 COMPARE(cvt_s_w(f22, f24), "4680c5a0 cvt.s.w f22, f24");
806 808
807 VERIFY_RUN(); 809 VERIFY_RUN();
808 } 810 }
OLDNEW
« no previous file with comments | « test/cctest/test-assembler-mips.cc ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698