Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(164)

Side by Side Diff: src/IceInstX8632.cpp

Issue 1221643012: Subzero: Add -Wshadow to the build. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Code review changes Created 5 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 //===- subzero/src/IceInstX8632.cpp - X86-32 instruction implementation ---===// 1 //===- subzero/src/IceInstX8632.cpp - X86-32 instruction implementation ---===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 58 matching lines...) Expand 10 before | Expand all | Expand 10 after
69 #undef X 69 #undef X
70 }; 70 };
71 71
72 void MachineTraits<TargetX8632>::X86Operand::dump(const Cfg *, 72 void MachineTraits<TargetX8632>::X86Operand::dump(const Cfg *,
73 Ostream &Str) const { 73 Ostream &Str) const {
74 if (BuildDefs::dump()) 74 if (BuildDefs::dump())
75 Str << "<OperandX8632>"; 75 Str << "<OperandX8632>";
76 } 76 }
77 77
78 MachineTraits<TargetX8632>::X86OperandMem::X86OperandMem( 78 MachineTraits<TargetX8632>::X86OperandMem::X86OperandMem(
79 Cfg *Func, Type Ty, Variable *Base, Constant *Offset, Variable *Index, 79 Cfg *Func, Type Ty, Variable *MyBase, Constant *MyOffset, Variable *MyIndex,
80 uint16_t Shift, SegmentRegisters SegmentReg) 80 uint16_t MyShift, SegmentRegisters MySegmentReg)
81 : X86Operand(kMem, Ty), Base(Base), Offset(Offset), Index(Index), 81 : X86Operand(kMem, Ty), Base(MyBase), Offset(MyOffset), Index(MyIndex),
82 Shift(Shift), SegmentReg(SegmentReg), Randomized(false) { 82 Shift(MyShift), SegmentReg(MySegmentReg), Randomized(false) {
83 assert(Shift <= 3); 83 assert(Shift <= 3);
84 Vars = nullptr; 84 Vars = nullptr;
85 NumVars = 0; 85 NumVars = 0;
86 if (Base) 86 if (Base)
87 ++NumVars; 87 ++NumVars;
88 if (Index) 88 if (Index)
89 ++NumVars; 89 ++NumVars;
90 if (NumVars) { 90 if (NumVars) {
91 Vars = Func->allocateArrayOf<Variable *>(NumVars); 91 Vars = Func->allocateArrayOf<Variable *>(NumVars);
92 SizeT I = 0; 92 SizeT I = 0;
(...skipping 181 matching lines...) Expand 10 before | Expand all | Expand 10 after
274 Var->dump(Func); 274 Var->dump(Func);
275 else 275 else
276 Var->dump(Str); 276 Var->dump(Str);
277 Str << ")"; 277 Str << ")";
278 } 278 }
279 279
280 } // namespace X86Internal 280 } // namespace X86Internal
281 } // end of namespace Ice 281 } // end of namespace Ice
282 282
283 X86INSTS_DEFINE_STATIC_DATA(TargetX8632); 283 X86INSTS_DEFINE_STATIC_DATA(TargetX8632);
OLDNEW
« src/IceInst.h ('K') | « src/IceInstARM32.cpp ('k') | src/IceInstX86Base.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698