Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(162)

Side by Side Diff: src/compiler/x64/instruction-codes-x64.h

Issue 1205023002: [turbofan] Add basic support for calling to (a subset of) C functions. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Fix argument slots. Created 5 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_X64_INSTRUCTION_CODES_X64_H_ 5 #ifndef V8_COMPILER_X64_INSTRUCTION_CODES_X64_H_
6 #define V8_COMPILER_X64_INSTRUCTION_CODES_X64_H_ 6 #define V8_COMPILER_X64_INSTRUCTION_CODES_X64_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 96 matching lines...) Expand 10 before | Expand all | Expand 10 after
107 V(X64Movl) \ 107 V(X64Movl) \
108 V(X64Movsxlq) \ 108 V(X64Movsxlq) \
109 V(X64Movq) \ 109 V(X64Movq) \
110 V(X64Movsd) \ 110 V(X64Movsd) \
111 V(X64Movss) \ 111 V(X64Movss) \
112 V(X64Lea32) \ 112 V(X64Lea32) \
113 V(X64Lea) \ 113 V(X64Lea) \
114 V(X64Dec32) \ 114 V(X64Dec32) \
115 V(X64Inc32) \ 115 V(X64Inc32) \
116 V(X64Push) \ 116 V(X64Push) \
117 V(X64Poke) \
117 V(X64StoreWriteBarrier) \ 118 V(X64StoreWriteBarrier) \
118 V(X64StackCheck) 119 V(X64StackCheck)
119 120
120 121
121 // Addressing modes represent the "shape" of inputs to an instruction. 122 // Addressing modes represent the "shape" of inputs to an instruction.
122 // Many instructions support multiple addressing modes. Addressing modes 123 // Many instructions support multiple addressing modes. Addressing modes
123 // are encoded into the InstructionCode of the instruction and tell the 124 // are encoded into the InstructionCode of the instruction and tell the
124 // code generator after register allocation which assembler method to call. 125 // code generator after register allocation which assembler method to call.
125 // 126 //
126 // We use the following local notation for addressing modes: 127 // We use the following local notation for addressing modes:
(...skipping 21 matching lines...) Expand all
148 V(M1I) /* [ %r2*1 + K] */ \ 149 V(M1I) /* [ %r2*1 + K] */ \
149 V(M2I) /* [ %r2*2 + K] */ \ 150 V(M2I) /* [ %r2*2 + K] */ \
150 V(M4I) /* [ %r2*4 + K] */ \ 151 V(M4I) /* [ %r2*4 + K] */ \
151 V(M8I) /* [ %r2*8 + K] */ 152 V(M8I) /* [ %r2*8 + K] */
152 153
153 } // namespace compiler 154 } // namespace compiler
154 } // namespace internal 155 } // namespace internal
155 } // namespace v8 156 } // namespace v8
156 157
157 #endif // V8_COMPILER_X64_INSTRUCTION_CODES_X64_H_ 158 #endif // V8_COMPILER_X64_INSTRUCTION_CODES_X64_H_
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698