Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(656)

Side by Side Diff: src/compiler/ia32/instruction-codes-ia32.h

Issue 1205023002: [turbofan] Add basic support for calling to (a subset of) C functions. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Fix argument slots. Created 5 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 5 #ifndef V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
6 #define V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 6 #define V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 73 matching lines...) Expand 10 before | Expand all | Expand 10 after
84 V(IA32Movzxbl) \ 84 V(IA32Movzxbl) \
85 V(IA32Movb) \ 85 V(IA32Movb) \
86 V(IA32Movsxwl) \ 86 V(IA32Movsxwl) \
87 V(IA32Movzxwl) \ 87 V(IA32Movzxwl) \
88 V(IA32Movw) \ 88 V(IA32Movw) \
89 V(IA32Movl) \ 89 V(IA32Movl) \
90 V(IA32Movss) \ 90 V(IA32Movss) \
91 V(IA32Movsd) \ 91 V(IA32Movsd) \
92 V(IA32Lea) \ 92 V(IA32Lea) \
93 V(IA32Push) \ 93 V(IA32Push) \
94 V(IA32Poke) \
94 V(IA32StoreWriteBarrier) \ 95 V(IA32StoreWriteBarrier) \
95 V(IA32StackCheck) 96 V(IA32StackCheck)
96 97
97 98
98 // Addressing modes represent the "shape" of inputs to an instruction. 99 // Addressing modes represent the "shape" of inputs to an instruction.
99 // Many instructions support multiple addressing modes. Addressing modes 100 // Many instructions support multiple addressing modes. Addressing modes
100 // are encoded into the InstructionCode of the instruction and tell the 101 // are encoded into the InstructionCode of the instruction and tell the
101 // code generator after register allocation which assembler method to call. 102 // code generator after register allocation which assembler method to call.
102 // 103 //
103 // We use the following local notation for addressing modes: 104 // We use the following local notation for addressing modes:
(...skipping 22 matching lines...) Expand all
126 V(M2I) /* [ %r2*2 + K] */ \ 127 V(M2I) /* [ %r2*2 + K] */ \
127 V(M4I) /* [ %r2*4 + K] */ \ 128 V(M4I) /* [ %r2*4 + K] */ \
128 V(M8I) /* [ %r2*8 + K] */ \ 129 V(M8I) /* [ %r2*8 + K] */ \
129 V(MI) /* [ K] */ 130 V(MI) /* [ K] */
130 131
131 } // namespace compiler 132 } // namespace compiler
132 } // namespace internal 133 } // namespace internal
133 } // namespace v8 134 } // namespace v8
134 135
135 #endif // V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 136 #endif // V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698