tests_lit/llvm2ice_tests/alloc.ll - Issue 1202563002: Subzero: Fix "make -f Makefile.standalone MINIMAL=1 check".

Side by Side Diff: tests_lit/llvm2ice_tests/alloc.ll

Issue 1202563002: Subzero: Fix "make -f Makefile.standalone MINIMAL=1 check". (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master

Patch Set: Created 5 years, 6 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

OLD	NEW
1 ; This is a basic test of the alloca instruction.	1 ; This is a basic test of the alloca instruction.

2	2

3 ; RUN: %if --need=target_X8632 --command %p2i --filetype=obj --disassemble \	3 ; RUN: %if --need=target_X8632 --command %p2i --filetype=obj --disassemble \

4 ; RUN: --target x8632 -i %s --args -O2 \	4 ; RUN: --target x8632 -i %s --args -O2 \

5 ; RUN: \| %if --need=target_X8632 --command FileCheck %s	5 ; RUN: \| %if --need=target_X8632 --command FileCheck %s

6	6

7 ; RUN: %if --need=target_X8632 --command %p2i --filetype=obj --disassemble \	7 ; RUN: %if --need=target_X8632 --command %p2i --filetype=obj --disassemble \

8 ; RUN: --target x8632 -i %s --args -Om1 \	8 ; RUN: --target x8632 -i %s --args -Om1 \

9 ; RUN: \| %if --need=target_X8632 --command FileCheck %s	9 ; RUN: \| %if --need=target_X8632 --command FileCheck %s

10	10

11 ; TODO(jvoung): Stop skipping unimplemented parts (via --skip-unimplemented)	11 ; TODO(jvoung): Stop skipping unimplemented parts (via --skip-unimplemented)

12 ; once enough infrastructure is in. Also, switch to --filetype=obj	12 ; once enough infrastructure is in. Also, switch to --filetype=obj

13 ; when possible.	13 ; when possible.

14 ; RUN: %if --need=target_ARM32 --command %p2i --filetype=asm --assemble \	14 ; RUN: %if --need=target_ARM32 --need=allow_dump \

	15 ; RUN: --command %p2i --filetype=asm --assemble \

15 ; RUN: --disassemble --target arm32 -i %s --args -O2 --skip-unimplemented \	16 ; RUN: --disassemble --target arm32 -i %s --args -O2 --skip-unimplemented \

16 ; RUN: \| %if --need=target_ARM32 --command FileCheck --check-prefix ARM32 %s	17 ; RUN: \| %if --need=target_ARM32 --need=allow_dump \

	18 ; RUN: --command FileCheck --check-prefix ARM32 %s

17	19

18 ; RUN: %if --need=target_ARM32 --command %p2i --filetype=asm --assemble \	20 ; RUN: %if --need=target_ARM32 --need=allow_dump \

	21 ; RUN: --command %p2i --filetype=asm --assemble \

19 ; RUN: --disassemble --target arm32 -i %s --args -Om1 --skip-unimplemented \	22 ; RUN: --disassemble --target arm32 -i %s --args -Om1 --skip-unimplemented \

20 ; RUN: \| %if --need=target_ARM32 --command FileCheck --check-prefix ARM32 %s	23 ; RUN: \| %if --need=target_ARM32 --need=allow_dump \

	24 ; RUN: --command FileCheck --check-prefix ARM32 %s

21	25

22 define void @fixed_416_align_16(i32 %n) {	26 define void @fixed_416_align_16(i32 %n) {

23 entry:	27 entry:

24 %array = alloca i8, i32 416, align 16	28 %array = alloca i8, i32 416, align 16

25 %__2 = ptrtoint i8* %array to i32	29 %__2 = ptrtoint i8* %array to i32

26 call void @f1(i32 %__2)	30 call void @f1(i32 %__2)

27 ret void	31 ret void

28 }	32 }

29 ; CHECK-LABEL: fixed_416_align_16	33 ; CHECK-LABEL: fixed_416_align_16

30 ; CHECK: sub esp,0x1a0	34 ; CHECK: sub esp,0x1a0

(...skipping 179 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
210 ; CHECK: add [[REG:.*]],0x1fffffff	214 ; CHECK: add [[REG:.*]],0x1fffffff

211 ; CHECK: and [[REG]],0xe0000000	215 ; CHECK: and [[REG]],0xe0000000

212 ; CHECK: sub esp,[[REG]]	216 ; CHECK: sub esp,[[REG]]

213	217

214 ; ARM32-LABEL: align512MB	218 ; ARM32-LABEL: align512MB

215 ; ARM32: and sp, sp, #-536870912 ; 0xe0000000	219 ; ARM32: and sp, sp, #-536870912 ; 0xe0000000

216 ; ARM32: mvn [[REG:.*]], #-536870912 ; 0xe0000000	220 ; ARM32: mvn [[REG:.*]], #-536870912 ; 0xe0000000

217 ; ARM32: add r0, r0, [[REG]]	221 ; ARM32: add r0, r0, [[REG]]

218 ; ARM32: and r0, r0, #-536870912 ; 0xe0000000	222 ; ARM32: and r0, r0, #-536870912 ; 0xe0000000

219 ; ARM32: sub sp, sp, r0	223 ; ARM32: sub sp, sp, r0

OLD	NEW

« no previous file with comments | « tests_lit/llvm2ice_tests/64bit.pnacl.ll ('k') | tests_lit/llvm2ice_tests/arith.ll » ('j') | no next file with comments »