Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(190)

Side by Side Diff: Makefile.standalone

Issue 1199043006: Subzero. Adds x86-64 to the list of supported Subzero targets. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fixes unused variable warnings. Created 5 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | src/IceAssemblerX8664.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 # The following variables will likely need to be modified, depending on where 1 # The following variables will likely need to be modified, depending on where
2 # and how you built LLVM & Clang. They can be overridden in a command-line 2 # and how you built LLVM & Clang. They can be overridden in a command-line
3 # invocation of make, like: 3 # invocation of make, like:
4 # 4 #
5 # make LLVM_SRC_PATH=<path> LIBCXX_INSTALL_PATH=<path> CLANG_PATH=<path> \ 5 # make LLVM_SRC_PATH=<path> LIBCXX_INSTALL_PATH=<path> CLANG_PATH=<path> \
6 # PNACL_BIN_PATH=<path> ... 6 # PNACL_BIN_PATH=<path> ...
7 # 7 #
8 8
9 # LLVM_SRC_PATH is the path to the root of the checked out source code. This 9 # LLVM_SRC_PATH is the path to the root of the checked out source code. This
10 # directory should contain the configure script, the include/ and lib/ 10 # directory should contain the configure script, the include/ and lib/
(...skipping 160 matching lines...) Expand 10 before | Expand all | Expand 10 after
171 SB_CXXFLAGS := $(SB_LLVM_CXXFLAGS) $(BASE_CXXFLAGS) $(SB_CXX_DEFINES) 171 SB_CXXFLAGS := $(SB_LLVM_CXXFLAGS) $(BASE_CXXFLAGS) $(SB_CXX_DEFINES)
172 172
173 LDFLAGS := $(HOST_FLAGS) -L$(LIBCXX_INSTALL_PATH)/lib -Wl,--gc-sections \ 173 LDFLAGS := $(HOST_FLAGS) -L$(LIBCXX_INSTALL_PATH)/lib -Wl,--gc-sections \
174 $(LD_EXTRA) $(STDLIB_FLAGS) 174 $(LD_EXTRA) $(STDLIB_FLAGS)
175 # Not specifying -Wl,--gc-sections but instead doing bitcode linking GC w/ LTO. 175 # Not specifying -Wl,--gc-sections but instead doing bitcode linking GC w/ LTO.
176 SB_LDFLAGS := $(LINKOPTLEVEL) $(LD_EXTRA) 176 SB_LDFLAGS := $(LINKOPTLEVEL) $(LD_EXTRA)
177 177
178 SRCS = \ 178 SRCS = \
179 IceAssembler.cpp \ 179 IceAssembler.cpp \
180 IceAssemblerX8632.cpp \ 180 IceAssemblerX8632.cpp \
181 IceAssemblerX8664.cpp \
181 IceBrowserCompileServer.cpp \ 182 IceBrowserCompileServer.cpp \
182 IceCfg.cpp \ 183 IceCfg.cpp \
183 IceCfgNode.cpp \ 184 IceCfgNode.cpp \
184 IceClFlags.cpp \ 185 IceClFlags.cpp \
185 IceCompiler.cpp \ 186 IceCompiler.cpp \
186 IceCompileServer.cpp \ 187 IceCompileServer.cpp \
187 IceELFObjectWriter.cpp \ 188 IceELFObjectWriter.cpp \
188 IceELFSection.cpp \ 189 IceELFSection.cpp \
189 IceFixups.cpp \ 190 IceFixups.cpp \
190 IceGlobalContext.cpp \ 191 IceGlobalContext.cpp \
191 IceGlobalInits.cpp \ 192 IceGlobalInits.cpp \
192 IceInst.cpp \ 193 IceInst.cpp \
193 IceInstARM32.cpp \ 194 IceInstARM32.cpp \
194 IceInstX8632.cpp \ 195 IceInstX8632.cpp \
195 IceIntrinsics.cpp \ 196 IceIntrinsics.cpp \
196 IceLiveness.cpp \ 197 IceLiveness.cpp \
197 IceOperand.cpp \ 198 IceOperand.cpp \
198 IceRegAlloc.cpp \ 199 IceRegAlloc.cpp \
199 IceRNG.cpp \ 200 IceRNG.cpp \
200 IceTargetLowering.cpp \ 201 IceTargetLowering.cpp \
201 IceTargetLoweringARM32.cpp \ 202 IceTargetLoweringARM32.cpp \
202 IceTargetLoweringMIPS32.cpp \ 203 IceTargetLoweringMIPS32.cpp \
203 IceTargetLoweringX8632.cpp \ 204 IceTargetLoweringX8632.cpp \
205 IceTargetLoweringX8664.cpp \
204 IceThreading.cpp \ 206 IceThreading.cpp \
205 IceTimerTree.cpp \ 207 IceTimerTree.cpp \
206 IceTranslator.cpp \ 208 IceTranslator.cpp \
207 IceTypes.cpp \ 209 IceTypes.cpp \
208 main.cpp \ 210 main.cpp \
209 PNaClTranslator.cpp 211 PNaClTranslator.cpp
210 212
211 ifndef MINIMAL 213 ifndef MINIMAL
212 SRCS += IceConverter.cpp \ 214 SRCS += IceConverter.cpp \
213 IceTypeConverter.cpp 215 IceTypeConverter.cpp
(...skipping 139 matching lines...) Expand 10 before | Expand all | Expand 10 after
353 bloat: make_symlink 355 bloat: make_symlink
354 nm -C -S -l pnacl-sz | \ 356 nm -C -S -l pnacl-sz | \
355 bloat/bloat.py --nm-output=/dev/stdin syms > build/pnacl-sz.bloat.json 357 bloat/bloat.py --nm-output=/dev/stdin syms > build/pnacl-sz.bloat.json
356 @echo See Subzero size breakdown in bloat/pnacl-sz.bloat.html 358 @echo See Subzero size breakdown in bloat/pnacl-sz.bloat.html
357 359
358 clean: 360 clean:
359 rm -rf pnacl-sz *.o $(OBJDIR) $(SB_OBJDIR) build/pnacl-sz.bloat.json 361 rm -rf pnacl-sz *.o $(OBJDIR) $(SB_OBJDIR) build/pnacl-sz.bloat.json
360 362
361 clean-all: clean 363 clean-all: clean
362 rm -rf build/ 364 rm -rf build/
OLDNEW
« no previous file with comments | « no previous file | src/IceAssemblerX8664.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698