sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s - Issue 11969036: Merge GDB 7.5.1

Side by Side Diff

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Side by Side Diff: sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s

Issue 11969036: Merge GDB 7.5.1 (Closed) Base URL: http://git.chromium.org/native_client/nacl-gdb.git@master

Patch Set: Created 7 years, 11 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

OLD	NEW
1 //Original:/testcases/core/c_dsp32shift_vmaxvmax/c_dsp32shift_vmaxvmax.dsp	1 //Original:/testcases/core/c_dsp32shift_vmaxvmax/c_dsp32shift_vmaxvmax.dsp

2 // Spec Reference: dsp32shift vmax / vmax	2 // Spec Reference: dsp32shift vmax / vmax

3 # mach: bfin	3 # mach: bfin

4	4

5 .include "testutils.inc"	5 .include "testutils.inc"

6 start	6 start

7	7

8	8

9	9

10 imm32 r0, 0x11002001;	10 imm32 r0, 0x11002001;

(...skipping 15 matching lines...) Expand all Loading...
26 R0 = VIT_MAX( R0 , R7 ) (ASL);	26 R0 = VIT_MAX( R0 , R7 ) (ASL);

27 CHECKREG r0, 0x20018100;	27 CHECKREG r0, 0x20018100;

28 CHECKREG r1, 0x12002001;	28 CHECKREG r1, 0x12002001;

29 CHECKREG r2, 0x13022001;	29 CHECKREG r2, 0x13022001;

30 CHECKREG r3, 0x43002001;	30 CHECKREG r3, 0x43002001;

31 CHECKREG r4, 0x16044300;	31 CHECKREG r4, 0x16044300;

32 CHECKREG r5, 0x71004300;	32 CHECKREG r5, 0x71004300;

33 CHECKREG r6, 0x81007100;	33 CHECKREG r6, 0x81007100;

34 CHECKREG r7, 0x19008100;	34 CHECKREG r7, 0x19008100;

35	35

36 imm32 r0, 0xa11002001;	36 imm32 r0, 0x11002001;

37 imm32 r1, 0xd2001001;	37 imm32 r1, 0xd2001001;

38 imm32 r2, 0x14301302;	38 imm32 r2, 0x14301302;

39 imm32 r3, 0x43001003;	39 imm32 r3, 0x43001003;

40 imm32 r4, 0x11f01604;	40 imm32 r4, 0x11f01604;

41 imm32 r5, 0xb1001705;	41 imm32 r5, 0xb1001705;

42 imm32 r6, 0xd1008006;	42 imm32 r6, 0xd1008006;

43 imm32 r7, 0x39056707;	43 imm32 r7, 0x39056707;

44 R1 = VIT_MAX( R1 , R3 ) (ASL);	44 R1 = VIT_MAX( R1 , R3 ) (ASL);

45 R2 = VIT_MAX( R2 , R4 ) (ASL);	45 R2 = VIT_MAX( R2 , R4 ) (ASL);

46 R3 = VIT_MAX( R3 , R6 ) (ASL);	46 R3 = VIT_MAX( R3 , R6 ) (ASL);

(...skipping 57 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
104 CHECKREG r2, 0xAF008FC0;	104 CHECKREG r2, 0xAF008FC0;

105 CHECKREG r3, 0x1801910D;	105 CHECKREG r3, 0x1801910D;

106 CHECKREG r4, 0x1001E504;	106 CHECKREG r4, 0x1001E504;

107 CHECKREG r5, 0x7F657F65;	107 CHECKREG r5, 0x7F657F65;

108 CHECKREG r6, 0xAF00AF00;	108 CHECKREG r6, 0xAF00AF00;

109 CHECKREG r7, 0x910D1801;	109 CHECKREG r7, 0x910D1801;

110	110

111	111

112	112

113 pass	113 pass

OLD	NEW

« no previous file with comments | « sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s ('k') | sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s » ('j') | no next file with comments »