sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s - Issue 11969036: Merge GDB 7.5.1

Side by Side Diff

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Side by Side Diff: sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s

Issue 11969036: Merge GDB 7.5.1 (Closed) Base URL: http://git.chromium.org/native_client/nacl-gdb.git@master

Patch Set: Created 7 years, 11 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

OLD	NEW
1 //Original:/proj/frio/dv/testcases/core/c_dsp32mac_dr_a1a0/c_dsp32mac_dr_a1a0.ds p	1 //Original:/proj/frio/dv/testcases/core/c_dsp32mac_dr_a1a0/c_dsp32mac_dr_a1a0.ds p

2 // Spec Reference: dsp32mac dr_a1a0	2 // Spec Reference: dsp32mac dr_a1a0

3 # mach: bfin	3 # mach: bfin

4	4

5 .include "testutils.inc"	5 .include "testutils.inc"

6 start	6 start

7	7

8 A1 = A0 = 0;	8 A1 = A0 = 0;

9 R0 = 0;	9 R0 = 0;

10 ASTAT = R0;	10 ASTAT = R0;

11	11

12 // The result accumulated in A , and stored to a reg half	12 // The result accumulated in A , and stored to a reg half

13 imm32 r0, 0x13545abd;	13 imm32 r0, 0x13545abd;

14 imm32 r1, 0xb2bcfec7;	14 imm32 r1, 0xb2bcfec7;

15 imm32 r2, 0xc1348679;	15 imm32 r2, 0xc1348679;

16 imm32 r3, 0xd0049007;	16 imm32 r3, 0xd0049007;

17 » imm32 r4, 0x12efbc5569;	17 » imm32 r4, 0xefbc5569;

18 imm32 r5, 0xcd35560b;	18 imm32 r5, 0xcd35560b;

19 imm32 r6, 0xe00c807d;	19 imm32 r6, 0xe00c807d;

20 imm32 r7, 0xf78e9008;	20 imm32 r7, 0xf78e9008;

21 A1 = A0 = 0;	21 A1 = A0 = 0;

22 R6.H = (A1 += R0.L * R0.L), R6.L = (A0 = R0.L * R0.L);	22 R6.H = (A1 += R0.L * R0.L), R6.L = (A0 = R0.L * R0.L);

23 P1 = A1.w;	23 P1 = A1.w;

24 P2 = A0.w;	24 P2 = A0.w;

25 R1.H = (A1 += R2.L * R3.L), R1.L = (A0 -= R2.H * R3.L);	25 R1.H = (A1 += R2.L * R3.L), R1.L = (A0 -= R2.H * R3.L);

26 P3 = A1.w;	26 P3 = A1.w;

27 P4 = A0.w;	27 P4 = A0.w;

(...skipping 120 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
148 CHECKREG r6, 0xA00C807D;	148 CHECKREG r6, 0xA00C807D;

149 CHECKREG r7, 0x078E9008;	149 CHECKREG r7, 0x078E9008;

150 CHECKREG p1, 0xFE045B60;	150 CHECKREG p1, 0xFE045B60;

151 CHECKREG p2, 0x00DDE22A;	151 CHECKREG p2, 0x00DDE22A;

152 CHECKREG p3, 0xE2DC39C0;	152 CHECKREG p3, 0xE2DC39C0;

153 CHECKREG p4, 0xE0547AD8;	153 CHECKREG p4, 0xE0547AD8;

154 CHECKREG p5, 0x9D697BD8;	154 CHECKREG p5, 0x9D697BD8;

155 CHECKREG fp, 0x7DBDF6B0;	155 CHECKREG fp, 0x7DBDF6B0;

156	156

157 pass	157 pass

OLD	NEW

« no previous file with comments | « sim/testsuite/sim/bfin/allinsn.exp ('k') | sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s » ('j') | no next file with comments »