Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(651)

Side by Side Diff: gdb/mips-linux-tdep.h

Issue 11969036: Merge GDB 7.5.1 (Closed) Base URL: http://git.chromium.org/native_client/nacl-gdb.git@master
Patch Set: Created 7 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « gdb/mips-linux-nat.c ('k') | gdb/mips-linux-tdep.c » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 /* Target-dependent code for GNU/Linux on MIPS processors. 1 /* Target-dependent code for GNU/Linux on MIPS processors.
2 2
3 Copyright 2006-2012 Free Software Foundation, Inc. 3 Copyright 2006-2012 Free Software Foundation, Inc.
4 4
5 This file is part of GDB. 5 This file is part of GDB.
6 6
7 This program is free software; you can redistribute it and/or modify 7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by 8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 3 of the License, or 9 the Free Software Foundation; either version 3 of the License, or
10 (at your option) any later version. 10 (at your option) any later version.
(...skipping 18 matching lines...) Expand all
29 29
30 /* 0 - 31 are integer registers, 32 - 63 are fp registers. */ 30 /* 0 - 31 are integer registers, 32 - 63 are fp registers. */
31 #define FPR_BASE 32 31 #define FPR_BASE 32
32 #define PC 64 32 #define PC 64
33 #define CAUSE 65 33 #define CAUSE 65
34 #define BADVADDR 66 34 #define BADVADDR 66
35 #define MMHI 67 35 #define MMHI 67
36 #define MMLO 68 36 #define MMLO 68
37 #define FPC_CSR 69 37 #define FPC_CSR 69
38 #define FPC_EIR 70 38 #define FPC_EIR 70
39 #define DSP_BASE 71
40 #define DSP_CONTROL 77
39 41
40 #define EF_REG0 6 42 #define EF_REG0 6
41 #define EF_REG31 37 43 #define EF_REG31 37
42 #define EF_LO 38 44 #define EF_LO 38
43 #define EF_HI 39 45 #define EF_HI 39
44 #define EF_CP0_EPC 40 46 #define EF_CP0_EPC 40
45 #define EF_CP0_BADVADDR 41 47 #define EF_CP0_BADVADDR 41
46 #define EF_CP0_STATUS 42 48 #define EF_CP0_STATUS 42
47 #define EF_CP0_CAUSE 43 49 #define EF_CP0_CAUSE 43
48 50
(...skipping 41 matching lines...) Expand 10 before | Expand all | Expand 10 after
90 void mips64_fill_gregset (const struct regcache *, 92 void mips64_fill_gregset (const struct regcache *,
91 mips64_elf_gregset_t *, int); 93 mips64_elf_gregset_t *, int);
92 void mips64_supply_fpregset (struct regcache *, 94 void mips64_supply_fpregset (struct regcache *,
93 const mips64_elf_fpregset_t *); 95 const mips64_elf_fpregset_t *);
94 void mips64_fill_fpregset (const struct regcache *, 96 void mips64_fill_fpregset (const struct regcache *,
95 mips64_elf_fpregset_t *, int); 97 mips64_elf_fpregset_t *, int);
96 98
97 enum { 99 enum {
98 /* The Linux kernel stores an error code from any interrupted 100 /* The Linux kernel stores an error code from any interrupted
99 syscall in a "register" (in $0's save slot). */ 101 syscall in a "register" (in $0's save slot). */
100 MIPS_RESTART_REGNUM = MIPS_LAST_EMBED_REGNUM + 1 102 MIPS_RESTART_REGNUM = 79
101 }; 103 };
102 104
103 /* Return 1 if MIPS_RESTART_REGNUM is usable. */ 105 /* Return 1 if MIPS_RESTART_REGNUM is usable. */
104 106
105 int mips_linux_restart_reg_p (struct gdbarch *gdbarch); 107 int mips_linux_restart_reg_p (struct gdbarch *gdbarch);
108
109 /* MIPS Signals -- adapted from linux/arch/mips/include/asm/signal.h. */
110
111 enum mips_signals
112 {
113 MIPS_SIGHUP = 1, /* Hangup (POSIX). */
114 MIPS_SIGINT = 2, /* Interrupt (ANSI). */
115 MIPS_SIGQUIT = 3, /* Quit (POSIX). */
116 MIPS_SIGILL = 4, /* Illegal instruction (ANSI). */
117 MIPS_SIGTRAP = 5, /* Trace trap (POSIX). */
118 MIPS_SIGIOT = 6, /* IOT trap (4.2 BSD). */
119 MIPS_SIGABRT = MIPS_SIGIOT, /* Abort (ANSI). */
120 MIPS_SIGEMT = 7,
121 MIPS_SIGFPE = 8, /* Floating-point exception (ANSI). */
122 MIPS_SIGKILL = 9, /* Kill, unblockable (POSIX). */
123 MIPS_SIGBUS = 10, /* BUS error (4.2 BSD). */
124 MIPS_SIGSEGV = 11, /* Segmentation violation (ANSI). */
125 MIPS_SIGSYS = 12,
126 MIPS_SIGPIPE = 13, /* Broken pipe (POSIX). */
127 MIPS_SIGALRM = 14, /* Alarm clock (POSIX). */
128 MIPS_SIGTERM = 15, /* Termination (ANSI). */
129 MIPS_SIGUSR1 = 16, /* User-defined signal 1 (POSIX). */
130 MIPS_SIGUSR2 = 17, /* User-defined signal 2 (POSIX). */
131 MIPS_SIGCHLD = 18, /* Child status has changed (POSIX). */
132 MIPS_SIGCLD = MIPS_SIGCHLD, /* Same as SIGCHLD (System V). */
133 MIPS_SIGPWR = 19, /* Power failure restart (System V). */
134 MIPS_SIGWINCH = 20, /* Window size change (4.3 BSD, Sun). */
135 MIPS_SIGURG = 21, /* Urgent condition on socket (4.2 BSD). */
136 MIPS_SIGIO = 22, /* I/O now possible (4.2 BSD). */
137 MIPS_SIGPOLL = MIPS_SIGIO, /* Pollable event occurred (System V). */
138 MIPS_SIGSTOP = 23, /* Stop, unblockable (POSIX). */
139 MIPS_SIGTSTP = 24, /* Keyboard stop (POSIX). */
140 MIPS_SIGCONT = 25, /* Continue (POSIX). */
141 MIPS_SIGTTIN = 26, /* Background read from tty (POSIX). */
142 MIPS_SIGTTOU = 27, /* Background write to tty (POSIX). */
143 MIPS_SIGVTALRM = 28, /* Virtual alarm clock (4.2 BSD). */
144 MIPS_SIGPROF = 29, /* Profiling alarm clock (4.2 BSD). */
145 MIPS_SIGXCPU = 30, /* CPU limit exceeded (4.2 BSD). */
146 MIPS_SIGXFSZ = 31, /* File size limit exceeded (4.2 BSD). */
147 MIPS_SIGRTMIN = 32, /* Minimum RT signal. */
148 MIPS_SIGRTMAX = 128 - 1 /* Maximum RT signal. */
149 };
OLDNEW
« no previous file with comments | « gdb/mips-linux-nat.c ('k') | gdb/mips-linux-tdep.c » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698