Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(138)

Side by Side Diff: runtime/vm/constants_mips.h

Issue 11926022: Add mips skeleton sources. (Closed) Base URL: http://dart.googlecode.com/svn/branches/bleeding_edge/dart/
Patch Set: Created 7 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « runtime/vm/code_patcher_mips.cc ('k') | runtime/vm/cpu_mips.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
(Empty)
1 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file
2 // for details. All rights reserved. Use of this source code is governed by a
3 // BSD-style license that can be found in the LICENSE file.
4
5 #ifndef VM_CONSTANTS_MIPS_H_
6 #define VM_CONSTANTS_MIPS_H_
7
8 namespace dart {
9
10 enum Register {
11 ZR = 0,
12 AT = 1,
13 V0 = 2,
14 V1 = 3,
15 A0 = 4,
16 A1 = 5,
17 A2 = 6,
18 A3 = 7,
19 T0 = 8,
20 T1 = 9,
21 T2 = 10,
22 T3 = 11,
23 T4 = 12,
24 T5 = 13,
25 T6 = 14,
26 T7 = 15,
27 S0 = 16,
28 S1 = 17,
29 S2 = 18,
30 S3 = 19,
31 S4 = 20,
32 S5 = 21,
33 S6 = 22,
34 S7 = 23,
35 T8 = 24,
36 T9 = 25,
37 K0 = 26,
38 K1 = 27,
39 GP = 28,
40 SP = 29,
41 FP = 30,
42 RA = 31,
43 kNumberOfCpuRegisters = 32,
44 kNoRegister = -1,
45 };
46
47
48 // Values for double-precision floating point registers.
49 enum FRegister {
50 F0 = 0,
51 F1 = 1,
52 F2 = 2,
53 F3 = 3,
54 F4 = 4,
55 F5 = 5,
56 F6 = 6,
57 F7 = 7,
58 F8 = 8,
59 F9 = 9,
60 F10 = 10,
61 F11 = 11,
62 F12 = 12,
63 F13 = 13,
64 F14 = 14,
65 F15 = 15,
66 F16 = 16,
67 F17 = 17,
68 F18 = 18,
69 F19 = 19,
70 F20 = 20,
71 F21 = 21,
72 F22 = 22,
73 F23 = 23,
74 F24 = 24,
75 F25 = 25,
76 F26 = 26,
77 F27 = 27,
78 F28 = 28,
79 F29 = 29,
80 F30 = 30,
81 F31 = 31,
82 kNumberOfFRegisters = 32,
83 kNoFRegister = -1,
84 };
85
86
87 // Architecture independent aliases.
88 typedef FRegister FpuRegister;
89 const FpuRegister FpuTMP = F0;
90 const int kNumberOfFpuRegisters = kNumberOfFRegisters;
91
92
93 // Register aliases.
94 const Register TMP = AT; // No scratch register used by assembler.
srdjan 2013/01/18 19:48:41 Wrong comment: there is a scratch register.
regis 2013/01/18 21:45:42 Removed comment.
95 const Register CTX = S7; // Caches current context in generated code.
96 const Register SPREG = SP;
97 const Register FPREG = FP;
98
99 } // namespace dart
100
101 #endif // VM_CONSTANTS_MIPS_H_
OLDNEW
« no previous file with comments | « runtime/vm/code_patcher_mips.cc ('k') | runtime/vm/cpu_mips.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698