OLD | NEW |
1 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file | 1 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file |
2 // for details. All rights reserved. Use of this source code is governed by a | 2 // for details. All rights reserved. Use of this source code is governed by a |
3 // BSD-style license that can be found in the LICENSE file. | 3 // BSD-style license that can be found in the LICENSE file. |
4 | 4 |
5 #include "vm/flow_graph_allocator.h" | 5 #include "vm/flow_graph_allocator.h" |
6 | 6 |
7 #include "vm/bit_vector.h" | 7 #include "vm/bit_vector.h" |
8 #include "vm/intermediate_language.h" | 8 #include "vm/intermediate_language.h" |
9 #include "vm/il_printer.h" | 9 #include "vm/il_printer.h" |
10 #include "vm/flow_graph.h" | 10 #include "vm/flow_graph.h" |
(...skipping 100 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
111 blocked_cpu_registers_[TMP] = true; | 111 blocked_cpu_registers_[TMP] = true; |
112 } | 112 } |
113 if (TMP2 != kNoRegister) { | 113 if (TMP2 != kNoRegister) { |
114 blocked_cpu_registers_[TMP2] = true; | 114 blocked_cpu_registers_[TMP2] = true; |
115 } | 115 } |
116 if (PP != kNoRegister) { | 116 if (PP != kNoRegister) { |
117 blocked_cpu_registers_[PP] = true; | 117 blocked_cpu_registers_[PP] = true; |
118 } | 118 } |
119 blocked_cpu_registers_[SPREG] = true; | 119 blocked_cpu_registers_[SPREG] = true; |
120 blocked_cpu_registers_[FPREG] = true; | 120 blocked_cpu_registers_[FPREG] = true; |
| 121 blocked_cpu_registers_[CODE_REG] = true; |
121 blocked_cpu_registers_[THR] = true; | 122 blocked_cpu_registers_[THR] = true; |
122 | 123 |
123 // FpuTMP is used as scratch by optimized code and parallel move resolver. | 124 // FpuTMP is used as scratch by optimized code and parallel move resolver. |
124 blocked_fpu_registers_[FpuTMP] = true; | 125 blocked_fpu_registers_[FpuTMP] = true; |
125 | 126 |
126 // Block additional registers needed preserved when generating intrinsics. | 127 // Block additional registers needed preserved when generating intrinsics. |
127 // TODO(fschneider): Handle saving and restoring these registers when | 128 // TODO(fschneider): Handle saving and restoring these registers when |
128 // generating intrinsic code. | 129 // generating intrinsic code. |
129 if (intrinsic_mode) { | 130 if (intrinsic_mode) { |
130 blocked_cpu_registers_[ARGS_DESC_REG] = true; | 131 blocked_cpu_registers_[ARGS_DESC_REG] = true; |
(...skipping 2840 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
2971 ISL_Print("-- [after ssa allocator] ir [%s] -------------\n", | 2972 ISL_Print("-- [after ssa allocator] ir [%s] -------------\n", |
2972 function.ToFullyQualifiedCString()); | 2973 function.ToFullyQualifiedCString()); |
2973 FlowGraphPrinter printer(flow_graph_, true); | 2974 FlowGraphPrinter printer(flow_graph_, true); |
2974 printer.PrintBlocks(); | 2975 printer.PrintBlocks(); |
2975 ISL_Print("----------------------------------------------\n"); | 2976 ISL_Print("----------------------------------------------\n"); |
2976 } | 2977 } |
2977 } | 2978 } |
2978 | 2979 |
2979 | 2980 |
2980 } // namespace dart | 2981 } // namespace dart |
OLD | NEW |