Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(80)

Side by Side Diff: src/IceTargetLoweringMIPS32.h

Issue 1177873003: Removes const qualification for two methods in TargetDataLowering. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Created 5 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLoweringARM32.cpp ('k') | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===// 1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 // 9 //
10 // This file declares the TargetLoweringMIPS32 class, which implements the 10 // This file declares the TargetLoweringMIPS32 class, which implements the
(...skipping 109 matching lines...) Expand 10 before | Expand all | Expand 10 after
120 llvm::SmallBitVector TypeToRegisterSet[IceType_NUM]; 120 llvm::SmallBitVector TypeToRegisterSet[IceType_NUM];
121 llvm::SmallBitVector ScratchRegs; 121 llvm::SmallBitVector ScratchRegs;
122 llvm::SmallBitVector RegsUsed; 122 llvm::SmallBitVector RegsUsed;
123 VarList PhysicalRegisters[IceType_NUM]; 123 VarList PhysicalRegisters[IceType_NUM];
124 static IceString RegNames[]; 124 static IceString RegNames[];
125 125
126 private: 126 private:
127 ~TargetMIPS32() override {} 127 ~TargetMIPS32() override {}
128 }; 128 };
129 129
130 class TargetDataMIPS32 : public TargetDataLowering { 130 class TargetDataMIPS32 final : public TargetDataLowering {
131 TargetDataMIPS32() = delete; 131 TargetDataMIPS32() = delete;
132 TargetDataMIPS32(const TargetDataMIPS32 &) = delete; 132 TargetDataMIPS32(const TargetDataMIPS32 &) = delete;
133 TargetDataMIPS32 &operator=(const TargetDataMIPS32 &) = delete; 133 TargetDataMIPS32 &operator=(const TargetDataMIPS32 &) = delete;
134 134
135 public: 135 public:
136 static std::unique_ptr<TargetDataLowering> create(GlobalContext *Ctx) { 136 static std::unique_ptr<TargetDataLowering> create(GlobalContext *Ctx) {
137 return std::unique_ptr<TargetDataLowering>(new TargetDataMIPS32(Ctx)); 137 return std::unique_ptr<TargetDataLowering>(new TargetDataMIPS32(Ctx));
138 } 138 }
139 139
140 void lowerGlobals(std::unique_ptr<VariableDeclarationList> Vars) const final; 140 void lowerGlobals(std::unique_ptr<VariableDeclarationList> Vars) override;
141 void lowerConstants() const final; 141 void lowerConstants() override;
142 142
143 protected: 143 protected:
144 explicit TargetDataMIPS32(GlobalContext *Ctx); 144 explicit TargetDataMIPS32(GlobalContext *Ctx);
145 145
146 private: 146 private:
147 void lowerGlobal(const VariableDeclaration &Var) const; 147 void lowerGlobal(const VariableDeclaration &Var) const;
148 ~TargetDataMIPS32() override {} 148 ~TargetDataMIPS32() override {}
149 template <typename T> static void emitConstantPool(GlobalContext *Ctx); 149 template <typename T> static void emitConstantPool(GlobalContext *Ctx);
150 }; 150 };
151 151
(...skipping 10 matching lines...) Expand all
162 protected: 162 protected:
163 explicit TargetHeaderMIPS32(GlobalContext *Ctx); 163 explicit TargetHeaderMIPS32(GlobalContext *Ctx);
164 164
165 private: 165 private:
166 ~TargetHeaderMIPS32() = default; 166 ~TargetHeaderMIPS32() = default;
167 }; 167 };
168 168
169 } // end of namespace Ice 169 } // end of namespace Ice
170 170
171 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H 171 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H
OLDNEW
« no previous file with comments | « src/IceTargetLoweringARM32.cpp ('k') | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698