Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(258)

Side by Side Diff: src/IceInstMIPS32.h

Issue 1176133004: implement the null function for the Mips32 subzero compiler (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix patch to synch to master Created 5 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 //===- subzero/src/IceInstMIPS32.h - MIPS32 machine instrs --*- C++ -*-=== // 1 //===- subzero/src/IceInstMIPS32.h - MIPS32 machine instrs --*- C++ -*-=== //
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
11 /// This file declares the InstMIPS32 and OperandMIPS32 classes and 11 /// This file declares the InstMIPS32 and OperandMIPS32 classes and
12 /// their subclasses. This represents the machine instructions and 12 /// their subclasses. This represents the machine instructions and
13 /// operands used for MIPS32 code selection. 13 /// operands used for MIPS32 code selection.
14 /// 14 ///
15 //===----------------------------------------------------------------------===// 15 //===----------------------------------------------------------------------===//
16 16
17 #ifndef SUBZERO_SRC_ICEINSTMIPS32_H 17 #ifndef SUBZERO_SRC_ICEINSTMIPS32_H
18 #define SUBZERO_SRC_ICEINSTMIPS32_H 18 #define SUBZERO_SRC_ICEINSTMIPS32_H
19 19
20 #include "IceDefs.h" 20 #include "IceDefs.h"
21 #include "IceInst.h"
22 #include "IceInstMIPS32.def"
23 #include "IceOperand.h"
21 24
22 namespace Ice { 25 namespace Ice {
23 26
24 class TargetMIPS32; 27 class TargetMIPS32;
25 // Fill this in. 28 // Base class for Mips instructions.
jvoung (off chromium) 2015/07/07 18:02:35 Newline between "class TargetMIPS32" and the start
reed.kotler 2015/07/07 21:54:54 Done.
jvoung (off chromium) 2015/07/08 00:39:11 Doesn't appear to be inserted?
reed.kotler 2015/07/08 02:05:16 Done.
29 class InstMIPS32 : public InstTarget {
30 InstMIPS32() = delete;
31 InstMIPS32(const InstMIPS32 &) = delete;
32 InstMIPS32 &operator=(const InstMIPS32 &) = delete;
33
34 public:
35 enum InstKindMIPS32 { k__Start = Inst::Target, Ret };
36
37 static const char *getWidthString(Type Ty);
38
39 void dump(const Cfg *Func) const override;
40
41 protected:
42 InstMIPS32(Cfg *Func, InstKindMIPS32 Kind, SizeT Maxsrcs, Variable *Dest)
43 : InstTarget(Func, static_cast<InstKind>(Kind), Maxsrcs, Dest) {}
44 ~InstMIPS32() override {}
45 static bool isClassof(const Inst *Inst, InstKindMIPS32 MyKind) {
46 return Inst->getKind() == static_cast<InstKind>(MyKind);
47 }
48 };
49
50 // Ret pseudo-instruction. This is actually a "jr" instruction with
51 // an "ra" register operand, but epilogue lowering will search for a Ret
52 // instead of a generic "jr". This instruction also takes a Source
53 // operand (for non-void returning functions) for liveness analysis, though
54 // a FakeUse before the ret would do just as well.
55 // This needs was take from the ARM port and needs to be scrubbed in the future
56 // (TODO Reed Kotler)
jvoung (off chromium) 2015/07/07 18:02:35 Please use a more consistent TODO marker: "TODO(r
reed.kotler 2015/07/07 21:54:54 Done.
jvoung (off chromium) 2015/07/08 00:39:11 "(TODO ...)" -> "TODO(...)"
reed.kotler 2015/07/08 02:05:16 Done.
57 //
58 class InstMIPS32Ret : public InstMIPS32 {
59 InstMIPS32Ret() = delete;
60 InstMIPS32Ret(const InstMIPS32Ret &) = delete;
61 InstMIPS32Ret &operator=(const InstMIPS32Ret &) = delete;
62
63 public:
64 static InstMIPS32Ret *create(Cfg *Func, Variable *LR,
jvoung (off chromium) 2015/07/07 18:02:35 LR -> RA in various places here and in the .cpp
reed.kotler 2015/07/07 21:54:54 Done.
jvoung (off chromium) 2015/07/08 00:39:11 Doesn't appear to be done here (but done in other
reed.kotler 2015/07/08 02:05:16 Done.
65 Variable *Source = nullptr) {
66 return new (Func->allocate<InstMIPS32Ret>())
67 InstMIPS32Ret(Func, LR, Source);
68 }
69 void emit(const Cfg *Func) const override;
70 void emitIAS(const Cfg *Func) const override;
71 void dump(const Cfg *Func) const override;
72 static bool classof(const Inst *Inst) { return isClassof(Inst, Ret); }
73
74 private:
75 InstMIPS32Ret(Cfg *Func, Variable *LR, Variable *Source);
76 ~InstMIPS32Ret() override {}
77 };
26 78
27 } // end of namespace Ice 79 } // end of namespace Ice
28 80
29 #endif // SUBZERO_SRC_ICEINSTMIPS32_H 81 #endif // SUBZERO_SRC_ICEINSTMIPS32_H
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698