OLD | NEW |
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
2 // All Rights Reserved. | 2 // All Rights Reserved. |
3 // | 3 // |
4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
5 // modification, are permitted provided that the following conditions | 5 // modification, are permitted provided that the following conditions |
6 // are met: | 6 // are met: |
7 // | 7 // |
8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
10 // | 10 // |
(...skipping 4099 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
4110 DCHECK((Assembler::IsLdrPpImmediateOffset(instr) && | 4110 DCHECK((Assembler::IsLdrPpImmediateOffset(instr) && |
4111 Assembler::GetLdrRegisterImmediateOffset(instr) == 0)); | 4111 Assembler::GetLdrRegisterImmediateOffset(instr) == 0)); |
4112 DCHECK(is_uint12(offset)); | 4112 DCHECK(is_uint12(offset)); |
4113 assm->instr_at_put( | 4113 assm->instr_at_put( |
4114 rinfo.pc(), Assembler::SetLdrRegisterImmediateOffset(instr, offset)); | 4114 rinfo.pc(), Assembler::SetLdrRegisterImmediateOffset(instr, offset)); |
4115 } | 4115 } |
4116 } | 4116 } |
4117 } | 4117 } |
4118 | 4118 |
4119 | 4119 |
4120 } } // namespace v8::internal | 4120 } // namespace internal |
| 4121 } // namespace v8 |
4121 | 4122 |
4122 #endif // V8_TARGET_ARCH_ARM | 4123 #endif // V8_TARGET_ARCH_ARM |
OLD | NEW |