Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(161)

Side by Side Diff: src/mips/codegen-mips.cc

Issue 11574013: MIPS: ARM: fix a bug with saving lr register in GenerateSmiToDouble. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Created 8 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 228 matching lines...) Expand 10 before | Expand all | Expand 10 after
239 if (!fpu_supported) __ Push(a1, a0); 239 if (!fpu_supported) __ Push(a1, a0);
240 240
241 __ Branch(&entry); 241 __ Branch(&entry);
242 242
243 __ bind(&only_change_map); 243 __ bind(&only_change_map);
244 __ sw(a3, FieldMemOperand(a2, HeapObject::kMapOffset)); 244 __ sw(a3, FieldMemOperand(a2, HeapObject::kMapOffset));
245 __ RecordWriteField(a2, 245 __ RecordWriteField(a2,
246 HeapObject::kMapOffset, 246 HeapObject::kMapOffset,
247 a3, 247 a3,
248 t5, 248 t5,
249 kRAHasBeenSaved, 249 kRAHasNotBeenSaved,
250 kDontSaveFPRegs, 250 kDontSaveFPRegs,
251 OMIT_REMEMBERED_SET, 251 OMIT_REMEMBERED_SET,
252 OMIT_SMI_CHECK); 252 OMIT_SMI_CHECK);
253 __ Branch(&done); 253 __ Branch(&done);
254 254
255 // Call into runtime if GC is required. 255 // Call into runtime if GC is required.
256 __ bind(&gc_required); 256 __ bind(&gc_required);
257 __ pop(ra); 257 __ pop(ra);
258 __ Branch(fail); 258 __ Branch(fail);
259 259
(...skipping 400 matching lines...) Expand 10 before | Expand all | Expand 10 after
660 patcher.masm()->dd(reinterpret_cast<uint32_t>(stub->instruction_start())); 660 patcher.masm()->dd(reinterpret_cast<uint32_t>(stub->instruction_start()));
661 } 661 }
662 } 662 }
663 663
664 664
665 #undef __ 665 #undef __
666 666
667 } } // namespace v8::internal 667 } } // namespace v8::internal
668 668
669 #endif // V8_TARGET_ARCH_MIPS 669 #endif // V8_TARGET_ARCH_MIPS
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698