Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(243)

Side by Side Diff: src/mips64/assembler-mips64.h

Issue 1155673005: Fix issues with Arm's use of embedded constant pools (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Move DataAlign implementation to common code Created 5 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/mips/assembler-mips.h ('k') | src/ppc/assembler-ppc.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are 5 // modification, are permitted provided that the following conditions are
6 // met: 6 // met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 577 matching lines...) Expand 10 before | Expand all | Expand 10 after
588 kDebugBreakSlotInstructions * kInstrSize; 588 kDebugBreakSlotInstructions * kInstrSize;
589 589
590 590
591 // --------------------------------------------------------------------------- 591 // ---------------------------------------------------------------------------
592 // Code generation. 592 // Code generation.
593 593
594 // Insert the smallest number of nop instructions 594 // Insert the smallest number of nop instructions
595 // possible to align the pc offset to a multiple 595 // possible to align the pc offset to a multiple
596 // of m. m must be a power of 2 (>= 4). 596 // of m. m must be a power of 2 (>= 4).
597 void Align(int m); 597 void Align(int m);
598 // Insert the smallest number of zero bytes possible to align the pc offset
599 // to a mulitple of m. m must be a power of 2 (>= 2).
600 void DataAlign(int m);
598 // Aligns code to something that's optimal for a jump target for the platform. 601 // Aligns code to something that's optimal for a jump target for the platform.
599 void CodeTargetAlign(); 602 void CodeTargetAlign();
600 603
601 // Different nop operations are used by the code generator to detect certain 604 // Different nop operations are used by the code generator to detect certain
602 // states of the generated code. 605 // states of the generated code.
603 enum NopMarkerTypes { 606 enum NopMarkerTypes {
604 NON_MARKING_NOP = 0, 607 NON_MARKING_NOP = 0,
605 DEBUG_BREAK_NOP, 608 DEBUG_BREAK_NOP,
606 // IC markers. 609 // IC markers.
607 PROPERTY_ACCESS_INLINED, 610 PROPERTY_ACCESS_INLINED,
(...skipping 870 matching lines...) Expand 10 before | Expand all | Expand 10 after
1478 class EnsureSpace BASE_EMBEDDED { 1481 class EnsureSpace BASE_EMBEDDED {
1479 public: 1482 public:
1480 explicit EnsureSpace(Assembler* assembler) { 1483 explicit EnsureSpace(Assembler* assembler) {
1481 assembler->CheckBuffer(); 1484 assembler->CheckBuffer();
1482 } 1485 }
1483 }; 1486 };
1484 1487
1485 } } // namespace v8::internal 1488 } } // namespace v8::internal
1486 1489
1487 #endif // V8_ARM_ASSEMBLER_MIPS_H_ 1490 #endif // V8_ARM_ASSEMBLER_MIPS_H_
OLDNEW
« no previous file with comments | « src/mips/assembler-mips.h ('k') | src/ppc/assembler-ppc.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698