OLD | NEW |
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
2 // All Rights Reserved. | 2 // All Rights Reserved. |
3 // | 3 // |
4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
5 // modification, are permitted provided that the following conditions | 5 // modification, are permitted provided that the following conditions |
6 // are met: | 6 // are met: |
7 // | 7 // |
8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
10 // | 10 // |
(...skipping 1108 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1119 const DwVfpRegister src2, | 1119 const DwVfpRegister src2, |
1120 const Condition cond = al); | 1120 const Condition cond = al); |
1121 void vsub(const DwVfpRegister dst, | 1121 void vsub(const DwVfpRegister dst, |
1122 const DwVfpRegister src1, | 1122 const DwVfpRegister src1, |
1123 const DwVfpRegister src2, | 1123 const DwVfpRegister src2, |
1124 const Condition cond = al); | 1124 const Condition cond = al); |
1125 void vmul(const DwVfpRegister dst, | 1125 void vmul(const DwVfpRegister dst, |
1126 const DwVfpRegister src1, | 1126 const DwVfpRegister src1, |
1127 const DwVfpRegister src2, | 1127 const DwVfpRegister src2, |
1128 const Condition cond = al); | 1128 const Condition cond = al); |
| 1129 void vmla(const DwVfpRegister dst, |
| 1130 const DwVfpRegister src1, |
| 1131 const DwVfpRegister src2, |
| 1132 const Condition cond = al); |
1129 void vdiv(const DwVfpRegister dst, | 1133 void vdiv(const DwVfpRegister dst, |
1130 const DwVfpRegister src1, | 1134 const DwVfpRegister src1, |
1131 const DwVfpRegister src2, | 1135 const DwVfpRegister src2, |
1132 const Condition cond = al); | 1136 const Condition cond = al); |
1133 void vcmp(const DwVfpRegister src1, | 1137 void vcmp(const DwVfpRegister src1, |
1134 const DwVfpRegister src2, | 1138 const DwVfpRegister src2, |
1135 const Condition cond = al); | 1139 const Condition cond = al); |
1136 void vcmp(const DwVfpRegister src1, | 1140 void vcmp(const DwVfpRegister src1, |
1137 const double src2, | 1141 const double src2, |
1138 const Condition cond = al); | 1142 const Condition cond = al); |
(...skipping 355 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1494 public: | 1498 public: |
1495 explicit EnsureSpace(Assembler* assembler) { | 1499 explicit EnsureSpace(Assembler* assembler) { |
1496 assembler->CheckBuffer(); | 1500 assembler->CheckBuffer(); |
1497 } | 1501 } |
1498 }; | 1502 }; |
1499 | 1503 |
1500 | 1504 |
1501 } } // namespace v8::internal | 1505 } } // namespace v8::internal |
1502 | 1506 |
1503 #endif // V8_ARM_ASSEMBLER_ARM_H_ | 1507 #endif // V8_ARM_ASSEMBLER_ARM_H_ |
OLD | NEW |