ui/ozone/common/gpu/ozone_gpu_messages.h - Issue 1124063003: drm: GPU process manages VGEM fd.

Side by Side Diff: ui/ozone/common/gpu/ozone_gpu_messages.h

Issue 1124063003: drm: GPU process manages VGEM fd. (Closed) Base URL: https://chromium.googlesource.com/chromium/src.git@master

Patch Set: io code is moved to io thread Created 5 years, 7 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

« no previous file with comments | « no previous file | ui/ozone/platform/drm/gpu/drm_device_manager.h » ('j') | ui/ozone/platform/drm/gpu/drm_device_manager.h » ('J')

OLD	NEW
1 // Copyright 2014 The Chromium Authors. All rights reserved.	1 // Copyright 2014 The Chromium Authors. All rights reserved.

2 // Use of this source code is governed by a BSD-style license that can be	2 // Use of this source code is governed by a BSD-style license that can be

3 // found in the LICENSE file.	3 // found in the LICENSE file.

4	4

5 // Multiply-included message file, hence no include guard here, but see below	5 // Multiply-included message file, hence no include guard here, but see below

6 // for a much smaller-than-usual include guard section.	6 // for a much smaller-than-usual include guard section.

7	7

8 #include <vector>	8 #include <vector>

9	9

10 #include "base/file_descriptor_posix.h"	10 #include "base/file_descriptor_posix.h"

(...skipping 81 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
92	92

93 // Configure a display with the specified mode at the specified location.	93 // Configure a display with the specified mode at the specified location.

94 IPC_MESSAGE_CONTROL3(OzoneGpuMsg_ConfigureNativeDisplay,	94 IPC_MESSAGE_CONTROL3(OzoneGpuMsg_ConfigureNativeDisplay,

95 int64_t, // display ID	95 int64_t, // display ID

96 ui::DisplayMode_Params, // display mode	96 ui::DisplayMode_Params, // display mode

97 gfx::Point) // origin for the display	97 gfx::Point) // origin for the display

98	98

99 IPC_MESSAGE_CONTROL1(OzoneGpuMsg_DisableNativeDisplay,	99 IPC_MESSAGE_CONTROL1(OzoneGpuMsg_DisableNativeDisplay,

100 int64_t) // display ID	100 int64_t) // display ID

101	101

102 IPC_MESSAGE_CONTROL2(OzoneGpuMsg_AddGraphicsDevice,	102 IPC_MESSAGE_CONTROL3(OzoneGpuMsg_AddGraphicsDevice,

103 base::FilePath /* device_path */,	103 base::FilePath /* device_path */,

104 base::FileDescriptor /* device_fd */)	104 base::FileDescriptor /* device_fd */,

	105 bool /* is_vgem */)

105	106

106 IPC_MESSAGE_CONTROL1(OzoneGpuMsg_RemoveGraphicsDevice,	107 IPC_MESSAGE_CONTROL1(OzoneGpuMsg_RemoveGraphicsDevice,

107 base::FilePath /* device_path */)	108 base::FilePath /* device_path */)

108	109

109 // Take control of the display	110 // Take control of the display

110 IPC_MESSAGE_CONTROL0(OzoneGpuMsg_TakeDisplayControl)	111 IPC_MESSAGE_CONTROL0(OzoneGpuMsg_TakeDisplayControl)

111	112

112 // Let other entity control the display	113 // Let other entity control the display

113 IPC_MESSAGE_CONTROL0(OzoneGpuMsg_RelinquishDisplayControl)	114 IPC_MESSAGE_CONTROL0(OzoneGpuMsg_RelinquishDisplayControl)

114	115

(...skipping 23 matching lines...) Expand all Loading...
138 // Response for OzoneGpuMsg_GetHDCPState.	139 // Response for OzoneGpuMsg_GetHDCPState.

139 IPC_MESSAGE_CONTROL3(OzoneHostMsg_HDCPStateReceived,	140 IPC_MESSAGE_CONTROL3(OzoneHostMsg_HDCPStateReceived,

140 int64_t /* display_id */,	141 int64_t /* display_id */,

141 bool /* success */,	142 bool /* success */,

142 ui::HDCPState /* state */)	143 ui::HDCPState /* state */)

143	144

144 // Response for OzoneGpuMsg_SetHDCPState.	145 // Response for OzoneGpuMsg_SetHDCPState.

145 IPC_MESSAGE_CONTROL2(OzoneHostMsg_HDCPStateUpdated,	146 IPC_MESSAGE_CONTROL2(OzoneHostMsg_HDCPStateUpdated,

146 int64_t /* display_id */,	147 int64_t /* display_id */,

147 bool /* success */)	148 bool /* success */)

OLD	NEW