Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(134)

Side by Side Diff: src/arm/macro-assembler-arm.h

Issue 11037023: Use movw/movt instead of constant pool on ARMv7 (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Fix nits Created 8 years, 2 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/arm/lithium-codegen-arm.cc ('k') | src/arm/macro-assembler-arm.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 84 matching lines...) Expand 10 before | Expand all | Expand 10 after
95 #ifdef DEBUG 95 #ifdef DEBUG
96 bool AreAliased(Register reg1, 96 bool AreAliased(Register reg1,
97 Register reg2, 97 Register reg2,
98 Register reg3 = no_reg, 98 Register reg3 = no_reg,
99 Register reg4 = no_reg, 99 Register reg4 = no_reg,
100 Register reg5 = no_reg, 100 Register reg5 = no_reg,
101 Register reg6 = no_reg); 101 Register reg6 = no_reg);
102 #endif 102 #endif
103 103
104 104
105 enum TargetAddressStorageMode {
106 CAN_INLINE_TARGET_ADDRESS,
107 NEVER_INLINE_TARGET_ADDRESS
108 };
109
105 // MacroAssembler implements a collection of frequently used macros. 110 // MacroAssembler implements a collection of frequently used macros.
106 class MacroAssembler: public Assembler { 111 class MacroAssembler: public Assembler {
107 public: 112 public:
108 // The isolate parameter can be NULL if the macro assembler should 113 // The isolate parameter can be NULL if the macro assembler should
109 // not use isolate-dependent functionality. In this case, it's the 114 // not use isolate-dependent functionality. In this case, it's the
110 // responsibility of the caller to never invoke such function on the 115 // responsibility of the caller to never invoke such function on the
111 // macro assembler. 116 // macro assembler.
112 MacroAssembler(Isolate* isolate, void* buffer, int size); 117 MacroAssembler(Isolate* isolate, void* buffer, int size);
113 118
114 // Jump, Call, and Ret pseudo instructions implementing inter-working. 119 // Jump, Call, and Ret pseudo instructions implementing inter-working.
115 void Jump(Register target, Condition cond = al); 120 void Jump(Register target, Condition cond = al);
116 void Jump(Address target, RelocInfo::Mode rmode, Condition cond = al); 121 void Jump(Address target, RelocInfo::Mode rmode, Condition cond = al);
117 void Jump(Handle<Code> code, RelocInfo::Mode rmode, Condition cond = al); 122 void Jump(Handle<Code> code, RelocInfo::Mode rmode, Condition cond = al);
118 static int CallSize(Register target, Condition cond = al); 123 static int CallSize(Register target, Condition cond = al);
119 void Call(Register target, Condition cond = al); 124 void Call(Register target, Condition cond = al);
120 int CallSize(Address target, RelocInfo::Mode rmode, Condition cond = al); 125 int CallSize(Address target, RelocInfo::Mode rmode, Condition cond = al);
121 static int CallSizeNotPredictableCodeSize(Address target, 126 static int CallSizeNotPredictableCodeSize(Address target,
122 RelocInfo::Mode rmode, 127 RelocInfo::Mode rmode,
123 Condition cond = al); 128 Condition cond = al);
124 void Call(Address target, RelocInfo::Mode rmode, Condition cond = al); 129 void Call(Address target, RelocInfo::Mode rmode,
130 Condition cond = al,
131 TargetAddressStorageMode mode = CAN_INLINE_TARGET_ADDRESS);
125 int CallSize(Handle<Code> code, 132 int CallSize(Handle<Code> code,
126 RelocInfo::Mode rmode = RelocInfo::CODE_TARGET, 133 RelocInfo::Mode rmode = RelocInfo::CODE_TARGET,
127 TypeFeedbackId ast_id = TypeFeedbackId::None(), 134 TypeFeedbackId ast_id = TypeFeedbackId::None(),
128 Condition cond = al); 135 Condition cond = al);
129 void Call(Handle<Code> code, 136 void Call(Handle<Code> code,
130 RelocInfo::Mode rmode = RelocInfo::CODE_TARGET, 137 RelocInfo::Mode rmode = RelocInfo::CODE_TARGET,
131 TypeFeedbackId ast_id = TypeFeedbackId::None(), 138 TypeFeedbackId ast_id = TypeFeedbackId::None(),
132 Condition cond = al); 139 Condition cond = al,
140 TargetAddressStorageMode mode = CAN_INLINE_TARGET_ADDRESS);
133 void Ret(Condition cond = al); 141 void Ret(Condition cond = al);
134 142
135 // Emit code to discard a non-negative number of pointer-sized elements 143 // Emit code to discard a non-negative number of pointer-sized elements
136 // from the stack, clobbering only the sp register. 144 // from the stack, clobbering only the sp register.
137 void Drop(int count, Condition cond = al); 145 void Drop(int count, Condition cond = al);
138 146
139 void Ret(int drop, Condition cond = al); 147 void Ret(int drop, Condition cond = al);
140 148
141 // Swap two registers. If the scratch register is omitted then a slightly 149 // Swap two registers. If the scratch register is omitted then a slightly
142 // less efficient form using xor instead of mov is emitted. 150 // less efficient form using xor instead of mov is emitted.
(...skipping 1268 matching lines...) Expand 10 before | Expand all | Expand 10 after
1411 #define __FILE_LINE__ __FILE__ ":" CODE_COVERAGE_TOSTRING(__LINE__) 1419 #define __FILE_LINE__ __FILE__ ":" CODE_COVERAGE_TOSTRING(__LINE__)
1412 #define ACCESS_MASM(masm) masm->stop(__FILE_LINE__); masm-> 1420 #define ACCESS_MASM(masm) masm->stop(__FILE_LINE__); masm->
1413 #else 1421 #else
1414 #define ACCESS_MASM(masm) masm-> 1422 #define ACCESS_MASM(masm) masm->
1415 #endif 1423 #endif
1416 1424
1417 1425
1418 } } // namespace v8::internal 1426 } } // namespace v8::internal
1419 1427
1420 #endif // V8_ARM_MACRO_ASSEMBLER_ARM_H_ 1428 #endif // V8_ARM_MACRO_ASSEMBLER_ARM_H_
OLDNEW
« no previous file with comments | « src/arm/lithium-codegen-arm.cc ('k') | src/arm/macro-assembler-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698