Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(593)

Side by Side Diff: src/mips64/assembler-mips64.h

Issue 1045203003: MIPS64: [turbofan] Add backend support for float32 operations. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Created 5 years, 8 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/compiler/mips64/instruction-selector-mips64.cc ('k') | src/mips64/assembler-mips64.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are 5 // modification, are permitted provided that the following conditions are
6 // met: 6 // met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 900 matching lines...) Expand 10 before | Expand all | Expand 10 after
911 void dmtc1(Register rt, FPURegister fs); 911 void dmtc1(Register rt, FPURegister fs);
912 912
913 void mfc1(Register rt, FPURegister fs); 913 void mfc1(Register rt, FPURegister fs);
914 void mfhc1(Register rt, FPURegister fs); 914 void mfhc1(Register rt, FPURegister fs);
915 void dmfc1(Register rt, FPURegister fs); 915 void dmfc1(Register rt, FPURegister fs);
916 916
917 void ctc1(Register rt, FPUControlRegister fs); 917 void ctc1(Register rt, FPUControlRegister fs);
918 void cfc1(Register rt, FPUControlRegister fs); 918 void cfc1(Register rt, FPUControlRegister fs);
919 919
920 // Arithmetic. 920 // Arithmetic.
921 void add_s(FPURegister fd, FPURegister fs, FPURegister ft);
921 void add_d(FPURegister fd, FPURegister fs, FPURegister ft); 922 void add_d(FPURegister fd, FPURegister fs, FPURegister ft);
923 void sub_s(FPURegister fd, FPURegister fs, FPURegister ft);
922 void sub_d(FPURegister fd, FPURegister fs, FPURegister ft); 924 void sub_d(FPURegister fd, FPURegister fs, FPURegister ft);
925 void mul_s(FPURegister fd, FPURegister fs, FPURegister ft);
923 void mul_d(FPURegister fd, FPURegister fs, FPURegister ft); 926 void mul_d(FPURegister fd, FPURegister fs, FPURegister ft);
924 void madd_d(FPURegister fd, FPURegister fr, FPURegister fs, FPURegister ft); 927 void madd_d(FPURegister fd, FPURegister fr, FPURegister fs, FPURegister ft);
928 void div_s(FPURegister fd, FPURegister fs, FPURegister ft);
925 void div_d(FPURegister fd, FPURegister fs, FPURegister ft); 929 void div_d(FPURegister fd, FPURegister fs, FPURegister ft);
926 void abs_d(FPURegister fd, FPURegister fs); 930 void abs_d(FPURegister fd, FPURegister fs);
927 void mov_d(FPURegister fd, FPURegister fs); 931 void mov_d(FPURegister fd, FPURegister fs);
932 void neg_s(FPURegister fd, FPURegister fs);
928 void neg_d(FPURegister fd, FPURegister fs); 933 void neg_d(FPURegister fd, FPURegister fs);
934 void sqrt_s(FPURegister fd, FPURegister fs);
929 void sqrt_d(FPURegister fd, FPURegister fs); 935 void sqrt_d(FPURegister fd, FPURegister fs);
930 936
931 // Conversion. 937 // Conversion.
932 void cvt_w_s(FPURegister fd, FPURegister fs); 938 void cvt_w_s(FPURegister fd, FPURegister fs);
933 void cvt_w_d(FPURegister fd, FPURegister fs); 939 void cvt_w_d(FPURegister fd, FPURegister fs);
934 void trunc_w_s(FPURegister fd, FPURegister fs); 940 void trunc_w_s(FPURegister fd, FPURegister fs);
935 void trunc_w_d(FPURegister fd, FPURegister fs); 941 void trunc_w_d(FPURegister fd, FPURegister fs);
936 void round_w_s(FPURegister fd, FPURegister fs); 942 void round_w_s(FPURegister fd, FPURegister fs);
937 void round_w_d(FPURegister fd, FPURegister fs); 943 void round_w_d(FPURegister fd, FPURegister fs);
938 void floor_w_s(FPURegister fd, FPURegister fs); 944 void floor_w_s(FPURegister fd, FPURegister fs);
(...skipping 495 matching lines...) Expand 10 before | Expand all | Expand 10 after
1434 class EnsureSpace BASE_EMBEDDED { 1440 class EnsureSpace BASE_EMBEDDED {
1435 public: 1441 public:
1436 explicit EnsureSpace(Assembler* assembler) { 1442 explicit EnsureSpace(Assembler* assembler) {
1437 assembler->CheckBuffer(); 1443 assembler->CheckBuffer();
1438 } 1444 }
1439 }; 1445 };
1440 1446
1441 } } // namespace v8::internal 1447 } } // namespace v8::internal
1442 1448
1443 #endif // V8_ARM_ASSEMBLER_MIPS_H_ 1449 #endif // V8_ARM_ASSEMBLER_MIPS_H_
OLDNEW
« no previous file with comments | « src/compiler/mips64/instruction-selector-mips64.cc ('k') | src/mips64/assembler-mips64.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698