| OLD | NEW |
| 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
| 2 // All Rights Reserved. | 2 // All Rights Reserved. |
| 3 // | 3 // |
| 4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
| 5 // modification, are permitted provided that the following conditions are | 5 // modification, are permitted provided that the following conditions are |
| 6 // met: | 6 // met: |
| 7 // | 7 // |
| 8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
| 9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
| 10 // | 10 // |
| (...skipping 296 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 307 len_ += sizeof(int32_t); | 307 len_ += sizeof(int32_t); |
| 308 rmode_ = rmode; | 308 rmode_ = rmode; |
| 309 } | 309 } |
| 310 | 310 |
| 311 Operand::Operand(Register reg) { | 311 Operand::Operand(Register reg) { |
| 312 // reg | 312 // reg |
| 313 set_modrm(3, reg); | 313 set_modrm(3, reg); |
| 314 } | 314 } |
| 315 | 315 |
| 316 | 316 |
| 317 Operand::Operand(XMMRegister xmm_reg) { |
| 318 Register reg = { xmm_reg.code() }; |
| 319 set_modrm(3, reg); |
| 320 } |
| 321 |
| 322 |
| 317 Operand::Operand(int32_t disp, RelocInfo::Mode rmode) { | 323 Operand::Operand(int32_t disp, RelocInfo::Mode rmode) { |
| 318 // [disp/r] | 324 // [disp/r] |
| 319 set_modrm(0, ebp); | 325 set_modrm(0, ebp); |
| 320 set_dispr(disp, rmode); | 326 set_dispr(disp, rmode); |
| 321 } | 327 } |
| 322 | 328 |
| 323 } } // namespace v8::internal | 329 } } // namespace v8::internal |
| 324 | 330 |
| 325 #endif // V8_IA32_ASSEMBLER_IA32_INL_H_ | 331 #endif // V8_IA32_ASSEMBLER_IA32_INL_H_ |
| OLD | NEW |