| OLD | NEW |
| 1 // Copyright 2011 the V8 project authors. All rights reserved. | 1 // Copyright 2011 the V8 project authors. All rights reserved. |
| 2 // Redistribution and use in source and binary forms, with or without | 2 // Redistribution and use in source and binary forms, with or without |
| 3 // modification, are permitted provided that the following conditions are | 3 // modification, are permitted provided that the following conditions are |
| 4 // met: | 4 // met: |
| 5 // | 5 // |
| 6 // * Redistributions of source code must retain the above copyright | 6 // * Redistributions of source code must retain the above copyright |
| 7 // notice, this list of conditions and the following disclaimer. | 7 // notice, this list of conditions and the following disclaimer. |
| 8 // * Redistributions in binary form must reproduce the above | 8 // * Redistributions in binary form must reproduce the above |
| 9 // copyright notice, this list of conditions and the following | 9 // copyright notice, this list of conditions and the following |
| 10 // disclaimer in the documentation and/or other materials provided | 10 // disclaimer in the documentation and/or other materials provided |
| (...skipping 424 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 435 inline void li(Register dst, Handle<Object> value, bool gen2instr = false) { | 435 inline void li(Register dst, Handle<Object> value, bool gen2instr = false) { |
| 436 li(dst, Operand(value), gen2instr); | 436 li(dst, Operand(value), gen2instr); |
| 437 } | 437 } |
| 438 | 438 |
| 439 // Push multiple registers on the stack. | 439 // Push multiple registers on the stack. |
| 440 // Registers are saved in numerical order, with higher numbered registers | 440 // Registers are saved in numerical order, with higher numbered registers |
| 441 // saved in higher memory addresses. | 441 // saved in higher memory addresses. |
| 442 void MultiPush(RegList regs); | 442 void MultiPush(RegList regs); |
| 443 void MultiPushReversed(RegList regs); | 443 void MultiPushReversed(RegList regs); |
| 444 | 444 |
| 445 void MultiPushFPU(RegList regs); |
| 446 void MultiPushReversedFPU(RegList regs); |
| 447 |
| 445 // Lower case push() for compatibility with arch-independent code. | 448 // Lower case push() for compatibility with arch-independent code. |
| 446 void push(Register src) { | 449 void push(Register src) { |
| 447 Addu(sp, sp, Operand(-kPointerSize)); | 450 Addu(sp, sp, Operand(-kPointerSize)); |
| 448 sw(src, MemOperand(sp, 0)); | 451 sw(src, MemOperand(sp, 0)); |
| 449 } | 452 } |
| 450 | 453 |
| 451 // Push a handle. | 454 // Push a handle. |
| 452 void Push(Handle<Object> handle); | 455 void Push(Handle<Object> handle); |
| 453 | 456 |
| 454 // Push two registers. Pushes leftmost register first (to highest address). | 457 // Push two registers. Pushes leftmost register first (to highest address). |
| (...skipping 25 matching lines...) Expand all Loading... |
| 480 Branch(3, cond, tst1, Operand(tst2)); | 483 Branch(3, cond, tst1, Operand(tst2)); |
| 481 Subu(sp, sp, Operand(kPointerSize)); | 484 Subu(sp, sp, Operand(kPointerSize)); |
| 482 sw(src, MemOperand(sp, 0)); | 485 sw(src, MemOperand(sp, 0)); |
| 483 } | 486 } |
| 484 | 487 |
| 485 // Pops multiple values from the stack and load them in the | 488 // Pops multiple values from the stack and load them in the |
| 486 // registers specified in regs. Pop order is the opposite as in MultiPush. | 489 // registers specified in regs. Pop order is the opposite as in MultiPush. |
| 487 void MultiPop(RegList regs); | 490 void MultiPop(RegList regs); |
| 488 void MultiPopReversed(RegList regs); | 491 void MultiPopReversed(RegList regs); |
| 489 | 492 |
| 493 void MultiPopFPU(RegList regs); |
| 494 void MultiPopReversedFPU(RegList regs); |
| 495 |
| 490 // Lower case pop() for compatibility with arch-independent code. | 496 // Lower case pop() for compatibility with arch-independent code. |
| 491 void pop(Register dst) { | 497 void pop(Register dst) { |
| 492 lw(dst, MemOperand(sp, 0)); | 498 lw(dst, MemOperand(sp, 0)); |
| 493 Addu(sp, sp, Operand(kPointerSize)); | 499 Addu(sp, sp, Operand(kPointerSize)); |
| 494 } | 500 } |
| 495 | 501 |
| 496 // Pop two registers. Pops rightmost register first (from lower address). | 502 // Pop two registers. Pops rightmost register first (from lower address). |
| 497 void Pop(Register src1, Register src2) { | 503 void Pop(Register src1, Register src2) { |
| 498 ASSERT(!src1.is(src2)); | 504 ASSERT(!src1.is(src2)); |
| 499 lw(src2, MemOperand(sp, 0 * kPointerSize)); | 505 lw(src2, MemOperand(sp, 0 * kPointerSize)); |
| (...skipping 710 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1210 #define CODE_COVERAGE_TOSTRING(x) CODE_COVERAGE_STRINGIFY(x) | 1216 #define CODE_COVERAGE_TOSTRING(x) CODE_COVERAGE_STRINGIFY(x) |
| 1211 #define __FILE_LINE__ __FILE__ ":" CODE_COVERAGE_TOSTRING(__LINE__) | 1217 #define __FILE_LINE__ __FILE__ ":" CODE_COVERAGE_TOSTRING(__LINE__) |
| 1212 #define ACCESS_MASM(masm) masm->stop(__FILE_LINE__); masm-> | 1218 #define ACCESS_MASM(masm) masm->stop(__FILE_LINE__); masm-> |
| 1213 #else | 1219 #else |
| 1214 #define ACCESS_MASM(masm) masm-> | 1220 #define ACCESS_MASM(masm) masm-> |
| 1215 #endif | 1221 #endif |
| 1216 | 1222 |
| 1217 } } // namespace v8::internal | 1223 } } // namespace v8::internal |
| 1218 | 1224 |
| 1219 #endif // V8_MIPS_MACRO_ASSEMBLER_MIPS_H_ | 1225 #endif // V8_MIPS_MACRO_ASSEMBLER_MIPS_H_ |
| OLD | NEW |