Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(170)

Side by Side Diff: src/arm/code-stubs-arm.cc

Issue 7276034: ARM: Improve register allocation and constraints (try 2).... (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: Created 9 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/arm/assembler-arm.h ('k') | src/arm/lithium-arm.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2011 the V8 project authors. All rights reserved. 1 // Copyright 2011 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 3523 matching lines...) Expand 10 before | Expand all | Expand 10 after
3534 3534
3535 // Called from C, so do not pop argc and args on exit (preserve sp) 3535 // Called from C, so do not pop argc and args on exit (preserve sp)
3536 // No need to save register-passed args 3536 // No need to save register-passed args
3537 // Save callee-saved registers (incl. cp and fp), sp, and lr 3537 // Save callee-saved registers (incl. cp and fp), sp, and lr
3538 __ stm(db_w, sp, kCalleeSaved | lr.bit()); 3538 __ stm(db_w, sp, kCalleeSaved | lr.bit());
3539 3539
3540 if (CpuFeatures::IsSupported(VFP3)) { 3540 if (CpuFeatures::IsSupported(VFP3)) {
3541 CpuFeatures::Scope scope(VFP3); 3541 CpuFeatures::Scope scope(VFP3);
3542 // Save callee-saved vfp registers. 3542 // Save callee-saved vfp registers.
3543 __ vstm(db_w, sp, kFirstCalleeSavedDoubleReg, kLastCalleeSavedDoubleReg); 3543 __ vstm(db_w, sp, kFirstCalleeSavedDoubleReg, kLastCalleeSavedDoubleReg);
3544 // Set up the reserved register for 0.0.
3545 __ vmov(kDoubleRegZero, 0.0);
3544 } 3546 }
3545 3547
3546 // Get address of argv, see stm above. 3548 // Get address of argv, see stm above.
3547 // r0: code entry 3549 // r0: code entry
3548 // r1: function 3550 // r1: function
3549 // r2: receiver 3551 // r2: receiver
3550 // r3: argc 3552 // r3: argc
3551 3553
3552 // Setup argv in r4. 3554 // Setup argv in r4.
3553 int offset_to_argv = (kNumCalleeSaved + 1) * kPointerSize; 3555 int offset_to_argv = (kNumCalleeSaved + 1) * kPointerSize;
(...skipping 3047 matching lines...) Expand 10 before | Expand all | Expand 10 after
6601 __ mov(result, Operand(0)); 6603 __ mov(result, Operand(0));
6602 __ Ret(); 6604 __ Ret();
6603 } 6605 }
6604 6606
6605 6607
6606 #undef __ 6608 #undef __
6607 6609
6608 } } // namespace v8::internal 6610 } } // namespace v8::internal
6609 6611
6610 #endif // V8_TARGET_ARCH_ARM 6612 #endif // V8_TARGET_ARCH_ARM
OLDNEW
« no previous file with comments | « src/arm/assembler-arm.h ('k') | src/arm/lithium-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698