Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(32)

Side by Side Diff: src/arm/assembler-arm.cc

Issue 7210057: ARM: Reduce amount of code generated for LoadIC_Megamorphic.... (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: Created 9 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions 5 // modification, are permitted provided that the following conditions
6 // are met: 6 // are met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 2390 matching lines...) Expand 10 before | Expand all | Expand 10 after
2401 } 2401 }
2402 2402
2403 2403
2404 bool Assembler::ImmediateFitsAddrMode1Instruction(int32_t imm32) { 2404 bool Assembler::ImmediateFitsAddrMode1Instruction(int32_t imm32) {
2405 uint32_t dummy1; 2405 uint32_t dummy1;
2406 uint32_t dummy2; 2406 uint32_t dummy2;
2407 return fits_shifter(imm32, &dummy1, &dummy2, NULL); 2407 return fits_shifter(imm32, &dummy1, &dummy2, NULL);
2408 } 2408 }
2409 2409
2410 2410
2411 int Assembler::NumRegistersInRegList(RegList list) {
2412 ASSERT((list & ((1 << kNumRegisters) - 1)) == list);
2413 ASSERT(static_cast<size_t>(kNumRegisters) <= sizeof(RegList) * 8);
2414 int numregs = 0;
2415 for (int i = 0; i < kNumRegisters; i++) {
2416 if (list & (1 << i)) {
2417 numregs++;
2418 }
2419 }
2420 return numregs;
2421 }
2422
2423
2411 // Debugging. 2424 // Debugging.
2412 void Assembler::RecordJSReturn() { 2425 void Assembler::RecordJSReturn() {
2413 positions_recorder()->WriteRecordedPositions(); 2426 positions_recorder()->WriteRecordedPositions();
2414 CheckBuffer(); 2427 CheckBuffer();
2415 RecordRelocInfo(RelocInfo::JS_RETURN); 2428 RecordRelocInfo(RelocInfo::JS_RETURN);
2416 } 2429 }
2417 2430
2418 2431
2419 void Assembler::RecordDebugBreakSlot() { 2432 void Assembler::RecordDebugBreakSlot() {
2420 positions_recorder()->WriteRecordedPositions(); 2433 positions_recorder()->WriteRecordedPositions();
(...skipping 232 matching lines...) Expand 10 before | Expand all | Expand 10 after
2653 2666
2654 // Since a constant pool was just emitted, move the check offset forward by 2667 // Since a constant pool was just emitted, move the check offset forward by
2655 // the standard interval. 2668 // the standard interval.
2656 next_buffer_check_ = pc_offset() + kCheckPoolInterval; 2669 next_buffer_check_ = pc_offset() + kCheckPoolInterval;
2657 } 2670 }
2658 2671
2659 2672
2660 } } // namespace v8::internal 2673 } } // namespace v8::internal
2661 2674
2662 #endif // V8_TARGET_ARCH_ARM 2675 #endif // V8_TARGET_ARCH_ARM
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698