Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(104)

Side by Side Diff: src/mips/assembler-mips.h

Issue 7062014: MIPS: Added the stop() instruction with same behavior as on Arm simulator. (Closed)
Patch Set: Created 9 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | src/mips/assembler-mips.cc » ('j') | src/mips/simulator-mips.h » ('J')
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are 5 // modification, are permitted provided that the following conditions are
6 // met: 6 // met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 657 matching lines...) Expand 10 before | Expand all | Expand 10 after
668 void sb(Register rd, const MemOperand& rs); 668 void sb(Register rd, const MemOperand& rs);
669 void sh(Register rd, const MemOperand& rs); 669 void sh(Register rd, const MemOperand& rs);
670 void sw(Register rd, const MemOperand& rs); 670 void sw(Register rd, const MemOperand& rs);
671 void swl(Register rd, const MemOperand& rs); 671 void swl(Register rd, const MemOperand& rs);
672 void swr(Register rd, const MemOperand& rs); 672 void swr(Register rd, const MemOperand& rs);
673 673
674 674
675 //-------------Misc-instructions-------------- 675 //-------------Misc-instructions--------------
676 676
677 // Break / Trap instructions. 677 // Break / Trap instructions.
678 void break_(uint32_t code); 678 void break_(uint32_t code, bool break_as_stop = false);
679 void stop(const char* msg, uint32_t code = kMaxStopCode);
679 void tge(Register rs, Register rt, uint16_t code); 680 void tge(Register rs, Register rt, uint16_t code);
680 void tgeu(Register rs, Register rt, uint16_t code); 681 void tgeu(Register rs, Register rt, uint16_t code);
681 void tlt(Register rs, Register rt, uint16_t code); 682 void tlt(Register rs, Register rt, uint16_t code);
682 void tltu(Register rs, Register rt, uint16_t code); 683 void tltu(Register rs, Register rt, uint16_t code);
683 void teq(Register rs, Register rt, uint16_t code); 684 void teq(Register rs, Register rt, uint16_t code);
684 void tne(Register rs, Register rt, uint16_t code); 685 void tne(Register rs, Register rt, uint16_t code);
685 686
686 // Move from HI/LO register. 687 // Move from HI/LO register.
687 void mfhi(Register rd); 688 void mfhi(Register rd);
688 void mflo(Register rd); 689 void mflo(Register rd);
(...skipping 440 matching lines...) Expand 10 before | Expand all | Expand 10 after
1129 class EnsureSpace BASE_EMBEDDED { 1130 class EnsureSpace BASE_EMBEDDED {
1130 public: 1131 public:
1131 explicit EnsureSpace(Assembler* assembler) { 1132 explicit EnsureSpace(Assembler* assembler) {
1132 assembler->CheckBuffer(); 1133 assembler->CheckBuffer();
1133 } 1134 }
1134 }; 1135 };
1135 1136
1136 } } // namespace v8::internal 1137 } } // namespace v8::internal
1137 1138
1138 #endif // V8_ARM_ASSEMBLER_MIPS_H_ 1139 #endif // V8_ARM_ASSEMBLER_MIPS_H_
OLDNEW
« no previous file with comments | « no previous file | src/mips/assembler-mips.cc » ('j') | src/mips/simulator-mips.h » ('J')

Powered by Google App Engine
This is Rietveld 408576698